Suppression of Second-Order Harmonic Current for Droop-Controlled Distributed Energy Resource Converters in DC Microgrids

Guangyuan Liu, Student Member, IEEE, Tommaso Caldognetto, Member, IEEE, Paolo Mattavelli, Fellow, IEEE, and Paolo Magnone

Abstract—Droop-controlled distributed energy resource converters in dc microgrids usually show low output impedances. When coupled with ac systems, second-order harmonics typically appear on the dc-bus voltage, causing significant harmonic currents at the converters resource side. This paper shows how to reduce such undesired currents by means of notch filters and resonant regulators included in the converters control loops. The main characteristics of these techniques in terms of harmonic attenuation and stability are systematically investigated. In particular, it is shown that the voltage control-loop bandwidth is limited to be below twice the line frequency to avoid instability. Then, a modified notch filter and a modified resonant regulator are proposed, allowing to remove the constraint on the voltage loop bandwidth. The resulting methods (i.e., the notch filter, the resonant regulator, and their corresponding modified versions) are evaluated in terms of output impedance and stability. Experimental results from a dc microgrid prototype composed of three dc–dc converters and one dc–ac converter, all with a rated power of 5 kW, are reported.

Index Terms—dc microgrids, droop-controlled converter, notch filter, resonant regulator, second-order ripple.

I. INTRODUCTION

Distributed energy resource (DER) and local customer loads can be integrated in the form of dc microgrids, improving system reliability and distribution efficiency [1], [2]. In general, dc microgrids can be linked to the ac utility mains or ac microgrids through grid-interface converters (GIC), to allow power balancing flexibility and energy trading [3], [4]. The layout of a representative dc microgrid is displayed in Fig. 1.

Droop control is a common control strategy for dc microgrids, with the main merit of allowing voltage-controlled converters to operate in parallel without requiring communication

Fig. 1. Typical structure of a dc microgrid.

[5]. By the droop control, the DER converters and the GIC contribute in regulating the dc-bus voltage, all behaving as grid-supporting units. On top of the droop loop, other control loops can be added to achieve various control targets. For instance, to obtain seamless transitions between power flow control and the droop control, an external power loop can be employed [6]. However, as long as the droop loops are included, DER converters have low output (i.e., dc-bus side) impedances at twice the line frequency 2ωg [7].

In a small-scale dc microgrid, a single-phase bidirectional converter can be used as GIC [8]. In this case, when the GIC operates at unity power factor, a second-order ripple inevitably appears in the dc bus voltage. This ripple also occurs with three-phase GIC under unbalanced voltages [9]. Due to the limited output impedance of DER converters, such a second-order voltage perturbation causes large current fluctuations at the resource side of the converters, which is an unwanted effect. In some applications (e.g., fuel cells, batteries), the corresponding second-order harmonic current is detrimental, because it may shorten devices lifetime [10].

The issue of second-order harmonic current can be addressed by means of both hardware and control solutions. Hardware solutions, like increasing the bus capacitance [11], using different GIC topologies [12], and installing active power decoupling circuits [13]–[15], aim at eliminating the bus voltage harmonic ripple with hardware modifications. As a consequence, the second-order harmonic currents in DER converters are also reduced. It is worth mentioning that nonlinear control approaches are adopted in [14], [15]. While these nonlinear methods rely on the prior knowledge of the controlled system to obtain high performance, the linear ones, including the methods proposed in this paper, show...
the favorable feature of being more tolerant to the varying conditions that are typical of the addressed microgrid scenario. Moreover, without additional components, H-bridge rectifiers integrated with the active power decoupling function were proposed recently [16], [17]. In this converter, one half-bridge is responsible for active power transmission, while the other one is used for power decoupling. This converter serves as a good interface between 380 V dc microgrids and 110 V ac utility grid. However, interfacing with 230 V ac grids, a commonly used voltage level in Europe, would require dc bus voltages higher than 380 V (e.g., 500 V). Differently, techniques at the converters control level, which are addressed herein, allow to selectively mitigate harmonic currents at the resource side of DER converters in a flexible and effective way without requiring higher dc bus voltages or hardware modifications [18].

In [19], knowing the bus capacitance and the GIC output power, the bus voltage second-order ripple is calculated and then compensated by adding a ripple cancellation term on the duty cycle of the GIC. However, this method hardly supports the plug-and-play connection of converters, which makes the dc bus capacitance to vary unpredictably.

Second-order harmonic current suppression can be attained also by shaping the converters output impedance to be high at 2ωg. To this end, the bandwidth of the output voltage loops can be set well below 2ωg [20], which though sacrifices the dynamic performance of the DER converters. In [21] the mean value of the bus voltage, rather than its instantaneous value, is calculated and taken as the feedback signal to eliminate the second-order harmonic in the voltage loops. For the same purpose, a notch filter based on the second-order generalized integrator (SOGI) is added in the output voltage feedback path in [22]. In these approaches, frequency-adaptive notch filters can be used to obtain more precise performances under fluctuating line frequency [23], [24], and multiple notch filters can be adopted to cope with multiple harmonic frequencies [25]. However, since notch filters introduce −π/2 phase lag around the characteristic frequency (i.e., 2ωg), the bandwidth of the voltage loop is limited to be below 2ωg to avoid instability. In order to improve the dynamic performance of converters with low-bandwidth (less than 2ωg) voltage loops, a load current feedforward path consisting of a notch filter is adopted in [26], and a virtual impedance in parallel with the dc bus capacitor is introduced in [18]. Both the load current feedforward method and the parallel virtual impedance method should be calculated based on the inverse of the converters transfer functions, which complicates the design.

This paper extends [7], presenting additional current suppression methods, improved analyses, design principles, and additional experimental results. In particular, four different methods for second-order harmonic currents reduction are discussed herein: adoption of a notch filter, a modified notch filter, a resonant regulator, and a modified resonant regulator. The implementations called modified notch filter and modified resonant regulator are proposed herein. The modified schemes can be simply inserted into high-bandwidth loops, without specific concerns about stability. Hence, the proposed approaches give an efficient way to tackle the second-order harmonic current issue and to achieve good dynamic performance, concurrently. The remainder of the paper is organized as follows. Sec. II gives the small-signal model of a DER converter. Sec. III investigates the method using a notch filter, focusing on the converter output impedance and stability. Sec. IV introduces the modified notch filter and compares its performance with the notch filter; the design of the filter is reported in this section too. Sec. V briefly discusses the resonant regulator and the modified resonant regulator methods. Sec. VI summarizes and compares the obtained results. Finally, Sec. VII reports the experimental verification of the presented theoretical results and the methods.

II. DROOP-CONTROLLED CONVERTER MODEL

A generic droop-controlled DER converter is displayed in Fig. 2. The control scheme is composed of three loops: the inductor current loop, the voltage loop, and the droop loop. G\textsubscript{i}(s) and G\textsubscript{v}(s) are controllers used to regulate the inductor current i\textsubscript{l} and the output voltage v\textsubscript{o}, respectively. The droop loop is closed on top of the current and voltage loops. The parameter r\textsubscript{d} is the droop coefficient, V\textsubscript{0} is the voltage set point under no load condition. Typically, step-up dc-dc converters are utilized as DER converters [27], [28]. Without loosing generality, a droop-controlled bidirectional boost converter, shown in Fig. 3, is referred to in the following analysis.

The linearized circuit equations of the boost converter around an operation point are [29]:

\begin{equation}
sl \cdot i_l = -(1 - D_p) \cdot \hat{v}_o + V_{op} \cdot \hat{d}
\end{equation}

\begin{equation}
sc \cdot \hat{v}_o = (1 - D_p) \cdot \hat{i}_l - I_{lp} \cdot \hat{d} - \hat{i}_o
\end{equation}

where the diacritic mark * indicates the ac small-signal, V\textsubscript{op} is the static output voltage, I\textsubscript{lp} is the static inductor current, and D\textsubscript{p} is the static duty-cycle. In steady-state, the input voltage...
V_in equals (1 - D_p) · V_op, and the static output current I_op equals (1 - D_p) · I_p. Then, by combining (1) and (2), the state variables i_t and v_o can be expressed as:

\[
\dot{i}_t = \frac{sC_i V_{op} + I_{op}}{2LC_o + (1 - D_p)^2} \cdot \dot{d} + \frac{1 - D_p}{2LC_o + (1 - D_p)^2} \cdot \dot{i}_o \tag{3}
\]

\[
\dot{v}_o = \frac{-sL_{ip} + V_{in}}{sC_i V_{op} + I_{op}} \cdot \dot{i}_t + \frac{-V_{op}}{sC_i V_{op} + I_{op}} \cdot \dot{i}_o \tag{4}
\]

The power stage of the boost converter can be described by the transfer functions \(G_{id}(s)\), \(G_{iv}(s)\), \(G_{vi}(s)\), and \(G_{vii}(s)\). The final block diagram of the linearized droop-controlled boost converter is displayed in Fig. 4a.

When the inductor current loop is closed and the other two loops are open, the output impedance \(Z_{oa}(s)\) can be calculated as:

\[
Z_{oa}(s) = -\left[ G_{vii}(s) + \frac{G_{vi}(s)G_{v}(s)}{1 + T_i(s)} \right] \frac{v_o}{i_o} \tag{5}
\]

where \(T_i(s)\) is the open-loop transfer function of the inductor current loop:

\[
T_i(s) = G_i(s) \cdot G_{delay}(s) \cdot G_{id}(s) \tag{6}
\]

By including \(Z_{oa}(s)\) in the block diagram, the equivalent model shown in Fig. 4b can be obtained. \(T_v(s)\) is the open-loop transfer function of the voltage loop:

\[
T_v(s) = G_v(s) \cdot T_{iCL}(s) \cdot G_{vi}(s) \tag{7}
\]

where \(T_{iCL}(s)\) is the closed-loop transfer function of the inductor current loop:

\[
T_{iCL}(s) = T_i(s) / [1 + T_i(s)] \tag{8}
\]

Then, the output impedance with all the three loops closed is:

\[
Z_{oc}(s) = \left[ \frac{v_o(s)}{i_o(s)} \right]_{i_o=0} = \frac{Z_{oa}(s) + r_d \cdot T_v(s)}{1 + T_v(s)} \tag{9}
\]

\(Z_o(s)\) can be further derived by decoupling the output capacitance \(1/sC_o\) from \(Z_{oc}(s)\):

\[
Z_o(s) = Z_{oc}(s) / [1 - sC_o Z_{oc}(s)] \tag{10}
\]

As an example, Fig. 5 shows the bode diagram of \(Z_o(s)\) that refers to the system in Fig. 3, with \(V_{in} = 200\) V, \(V_{bus} = 380\) V, \(L = 0.5\) mH, \(C_o = 220\) µF, \(V_0 = 380\) V, \(r_d = 0.76\) V/Α. The current loop and voltage loop bandwidths are equal to 2 kHz and 650 Hz, respectively. Notably, \(|Z_o(s)|\) is about 4.8 dB (i.e., 1.7 Ω) at twice the line frequency \(2\omega_g\) (i.e., 100 Hz), which means that even a relatively small second-order harmonic voltage ripple would lead to a large associated current flowing at the resource side of the converter. Actually, if the voltage control bandwidth is high enough, the output impedance at \(2\omega_g\) can be as low as \(r_d\), producing an even higher second-order harmonic current.

III. ADOPTION OF A NOTCH FILTER

To mitigate the second-order harmonic current, a common way is to decrease the voltage loop gain at twice the line frequency, that is, to reduce the second-order fluctuations in the current reference \(i_{ref}\). A notch filter \(G_{nf}(s)\) can be adopted to this purpose:

\[
G_{nf}(s) = \frac{\omega_c}{\omega_c^2 + 2\xi_1 \cdot \omega_c \cdot s + \omega_c^2 + 2\xi_2 \cdot \omega_c \cdot s + 1} \tag{11}
\]

where \(\omega_c\) is the center frequency of the notch, \(\xi_1\) and \(\xi_2\) are two coefficients related to the filter bandwidth and the notch depth. With the decrease of the ratio \(\xi_1/\xi_2\), the notch at \(\omega_c\) gets deeper (i.e., higher attenuation). The filter bandwidth becomes wider as \(\xi_1\) decreases or \(\xi_2\) increases. An instance of \(G_{nf}(s)\) is displayed in Fig. 6. The bandwidth of this notch filter is 100 Hz and the notch depth is -60 dB. By inserting \(G_{nf}(s)\) into the forward path of the voltage loop, that is, in series with the voltage regulator \(G_v(s)\), the voltage loop gain at \(\omega_c\) can be reduced to a low level and \(i_{ref}\) is free from the ripple at \(\omega_c\). The resulting control scheme adopting a notch filter is displayed in Fig. 7.
Fig. 6. Bode diagram of a representative notch filter $G_{nf}(s)$ in (11) using $\omega_c = 2\pi \cdot 100 \text{rad/s}$, $\xi_1 = 5.0 \times 10^{-4}$, and $\xi_2 = 5.0 \times 10^{-2}$.

Fig. 7. Control scheme of the second-order harmonic current provision by adopting a notch filter $G_{nf}(s)$ [defined in (11)]; $G_{nf}(s)$ can be replaced by the modified notch filter $G_{mnf}(s)$ [defined in (16)].

A. Output impedance

According to Fig. 7, the converter output impedance $Z_{oc\_nf}(s)$ with $G_{nf}(s)$ inserted is:

$$Z_{oc\_nf}(s) = \frac{Z_{oi}(s) + r_d \cdot T_{v\_nf}(s)}{1 + T_{v\_nf}(s)}$$  (12)

where $T_{v\_nf}(s)$ is the open-loop transfer function of the voltage loop with $G_{nf}(s)$ inserted:

$$T_{v\_nf}(s) = T_v(s) \cdot G_{nf}(s)$$  (13)

As $G_{nf}(s)$ shows a high attenuation at $2\omega_g$, $|T_{v\_nf}(j2\omega_g)|$ is small. Hence, $Z_{oc\_nf}(j2\omega_g)$ can be approximated as:

$$Z_{oc\_nf}(j2\omega_g) \approx Z_{oi}(j2\omega_g)$$  (14)

and $Z_{oc\_nf}(s)$ can be expressed as:

$$Z_{oc\_nf}(s) = Z_{oc\_nf}(s)/[1 - sC_oZ_{oc\_nf}(s)]$$  (15)

The bode diagram of $Z_{oc\_nf}(s)$ is displayed in Fig. 8. The notch filter $G_{nf}(s)$ used here has a bandwidth of 10 Hz and a notch depth of $-60\,$dB, with $\omega_c = 2\pi \cdot 100 \text{rad/s}$, $\xi_1 = 5.0 \times 10^{-5}$, and $\xi_2 = 5.0 \times 10^{-2}$. It can be noticed that $Z_{oc\_nf}(j2\omega_g)$ has a magnitude of 22 dB (i.e., 12.6 $\Omega$), which is 7.4 times $Z_{oi}(j2\omega_g)$. Consequently, with $G_{nf}(s)$, the second-order harmonic current is notably reduced.

B. Stability analysis

It should be noted that if the crossover frequency of the voltage loop is above $2\omega_g$, which is typically the case in practice, $G_{nf}(s)$ brings two additional zero crossings: one below $2\omega_g$, the other above $2\omega_g$. Notably, $G_{nf}(s)$ introduces large phase lags at frequencies below $2\omega_g$, reducing the phase margin at the corresponding zero crossing and weakening significantly the stability of the voltage loop. Fig. 9 shows the bode diagram of the open-loop transfer functions $T_{v\_nf}(s)$ and $T_v(s)$ of the voltage loop. Without $G_{nf}(s)$, $T_v(s)$ has a magnitude of 14 dB and a phase of $-80^\circ$ at 100 Hz. By employing $G_{nf}(s)$, $T_{v\_nf}(s)$ has two additional zero crossing points around 100 Hz. At the zero crossing below 100 Hz, the phase margin is drastically reduced to $22^\circ$. To maintain the system stability, the voltage control bandwidth should be redesigned to fall below 100 Hz, resulting in a slow dynamic response.

IV. ADOPTION OF A MODIFIED NOTCH FILTER

In order to concurrently achieve fast dynamic response and good stability margin, a modified notch filter $G_{mnf}(s)$ is proposed herein in place of $G_{nf}(s)$ in Fig. 7:

$$G_{mnf}(s) = \frac{1}{\alpha^2} \frac{(s/\omega_c)^2 + 2\xi_1 \cdot s/\omega_c + 1}{(s/\omega_c)^2 + 2\xi_2 \cdot s/\omega_c + 1}$$  (16)

where $\alpha$, which is larger than 1, is the deviation factor; if $\alpha = 1$, $G_{mnf}(s)$ corresponds to $G_{nf}(s)$. The bode diagram of $G_{mnf}(s)$ with different values of $\alpha$ is displayed in Fig. 10. By increasing $\alpha$, the two poles of $G_{mnf}(s)$ move to higher
of a wide range of operating conditions, $G_{mnf}(s)$ should be designed by referring to the operation point showing the worst (i.e., minimum) phase at $2\omega_y$. From this perspective, Fig. 12 shows the voltage loop stability under different operation points using $G_{mnf}(s)$ with $\alpha$ equal to 1.04. Notably, the phase margin is always higher than 45°.

B. Output impedance

By replacing $G_{nf}(s)$ with $G_{mnf}(s)$ in Fig. 7, the output impedance $Z_{oc,mnf}(s)$ can be expressed as:

$$Z_{oc,mnf}(s) = \frac{Z_{oc}(s) + r_d \cdot T_{v,mnf}(s)}{1 + T_{v,mnf}(s)} \quad (18)$$

$Z_{oc,mnf}(s)$ can be calculated by decoupling $1/sC_o$ from $Z_{oc,mnf}(s)$:

$$Z_{oc,mnf}(s) = Z_{oc,mnf}(s)/[1 - sC_oZ_{oc,mnf}(s)] \quad (19)$$

The bode diagram of $Z_{oc,mnf}(s)$ is shown in Fig. 13. $G_{mnf}(s)$ adopted here uses $\alpha = 1.04$. Since $G_{mnf}(s)$ also brings $|Z_{oc,mnf}(s)/2\omega_y|$ to 22 dB (i.e., 12.6 Ω), it has the same performance as $G_{nf}(s)$ (see Fig. 8) in rejecting second-order harmonic current.

C. Filter design

A modified notch filter $G_{mnf}(s)$ has one additional parameter (i.e., $\alpha$) compared to the notch filter $G_{nf}(s)$. The selection of $\alpha$ is discussed below.

The deviation factor $\alpha$ is utilized to increase the phase margin of the voltage loop. As compared to $G_{nf}(s)$, $G_{mnf}(s)$
gives a high phase gain at $2\omega_g$, and the phase gain reduces as the frequency strays from $2\omega_g$ (see Fig. 10). In different application cases, voltage loops with $G_{mnf}(s)$ inserted may have different crossover frequencies around $2\omega_g$, so the phase margin improvements brought by $G_{mnf}(s)$ differ from case to case. Fortunately, as long as the implemented $G_{mnf}(s)$ has a narrow notch, the crossover frequency locates in the vicinity of $2\omega_g$ (see Fig. 11). In this case, the phase gain of $G_{mnf}(s)$ at the crossover frequency is approximately equal to the phase gain at $2\omega_g$, that is, $\angle G_{mnf}(j2\omega_g)$. This estimation makes the selection of $\alpha$ independent from the specific application case, simplifying the design procedure. The phase gain of $G_{mnf}(s)$ at $2\omega_g$ can be calculated as:

$$\angle G_{mnf}(j2\omega_g) = \frac{\pi}{2} - \arctan\left(\frac{2\alpha \xi_2}{\alpha^2 - 1}\right)$$

(20)

The value of $\alpha$ for a desired phase gain $\phi$ ($0 < \phi < \pi/2$) is:

$$\alpha = \left(\xi_2 + \sqrt{\xi_2^2 + \tan^2\left(\frac{\pi}{2} - \phi\right)}\right) / \tan\left(\frac{\pi}{2} - \phi\right)$$

(21)

Fig. 14 displays the relationship between $\phi$ and $\alpha$. Notably, the larger the required phase improvement, the larger the required value of $\alpha$.

As an example, let us consider the choice of $\alpha$ to reach a phase margin of $60^\circ$ in the case of Fig. 9, where the phase margin is displayed to decrease to $22^\circ$ after inserting the notch filter. Being the necessary phase lead equal to $38^\circ$, by referring to (21) or Fig. 14, it is possible to find that the desired phase margin improvement can be achieved if $\alpha$ is set to 1.04. In Fig. 11 the final result by employing a modified notch filter with $\alpha = 1.04$, showing an obtained phase margin of $59^\circ$.

V. ADOPTION OF A RESONANT REGULATOR AND A MODIFIED RESONANT REGULATOR

An alternative way to suppress the second-order harmonic current is to actively regulate it to zero. A resonant regulator $G_{rr}(s)$ can be adopted to this end as shown in Fig. 15. The expressions of $G_{rr}(s)$ is:

$$G_{rr}(s) = \frac{\lambda_1 \cdot s / \omega_r}{(s / \omega_r)^2 + \lambda_2 \cdot s / \omega_r + 1} + 1$$

(22)

where $\omega_r$ is the resonant frequency, $\lambda_1$ and $\lambda_2$ are two coefficients. $G_{rr}(s)$ not only provides the unity gain, but also amplifies the error between 0 and $i_t$ at $2\omega_g$. The final outcome of this approach is determined by the gain of $G_{rr}(s)$ at $2\omega_g$: the higher the gain, the smaller the second-order harmonic current. Particularly, if the gain is infinite, the second-order harmonic current can be totally compensated.

A modified resonant regulator $G_{mrr}(s)$, constructed in a way similar to $G_{mnf}(s)$, can be used in place of $G_{rr}(s)$ in Fig. 15. Its transfer function is:

$$G_{mrr}(s) = \beta^2 \frac{s / (\beta \omega_r)^2 + (\lambda_1 + \lambda_2) \cdot s / (\beta \omega_r) + 1}{(s / \omega_r)^2 + \lambda_2 \cdot s / \omega_r + 1}$$

(23)

where $\beta$, which is larger than 1, is the deviation factor. If $\beta = 1$, $G_{mrr}(s)$ is equivalent to $G_{rr}(s)$. The zeros of $G_{mrr}(s)$ are moving to higher frequencies by increasing $\beta$. To keep the original crossover frequencies of the current and the voltage loops, the gains at high frequencies are set to 1 by the term $\beta^2$. It should be noted that, since the static feedback gain of the current loop is $\beta^2$ instead of 1, the output limitations of the voltage regulator $G_{li}(s)$ should be changed correspondingly.

The bode diagram of an instance of $G_{rr}(s)$ and $G_{mrr}(s)$ is displayed in Fig. 16, using $\omega_r = 2\pi \cdot 100$ rad/s, $\lambda_1 = 1.6$, $\lambda_2 = 1.6 \times 10^{-3}$, and $\beta = 2.0$. $G_{rr}(s)$ and $G_{mrr}(s)$ all have high gains at $2\omega_g$. Notably, $G_{mrr}(s)$ shows less phase lead below $2\omega_g$ than $G_{rr}(s)$.

A. Output impedance

Fig. 17 shows the bode diagram of $Z_{o_{rr}}(s)$ and $Z_{o_{mrr}}(s)$. The $G_{rr}(s)$ and $G_{mrr}(s)$ employed here use $\omega_r = 2\pi \cdot 100$ rad/s, $\lambda_1 = 1.6 \times 10^{-3}$, $\lambda_2 = 1.6 \times 10^{-4}$, and $\beta = 1.12$. At 100 Hz, $Z_{o_{rr}}(s)$ exactly matches $Z_{o_{mrr}}(s)$,
with a magnitude of 29 dB (i.e., 28.2 Ω), indicating a high rejection of the second-order harmonic current ripple in \( i_r \).

### B. Stability analysis

To investigate the influence of \( G_{rr}(s) \) and \( G_{mrr}(s) \) on the stability, the bode diagram of the open-loop transfer functions \( T_{v,rr}(s) \) and \( T_{v,mrr}(s) \) of the voltage loop is reported in Fig. 18. It is possible to notice that \( T_{v,rr}(s) \) has two additional zero crossings around \( 2\omega_g \), and the phase margin is only 12° below \( 2\omega_g \). Hence, the converter stability worsens considerably after inserting \( G_{rr}(s) \). On the contrary, \( T_{v,mrr}(s) \) has a phase margin of 64°, and the system stability is significantly improved by adopting \( G_{mrr}(s) \). Accordingly, the voltage loop bandwidth can be kept at 650 Hz by adopting \( G_{mrr}(s) \), while it must be reduced to fall below 100 Hz with \( G_{rr}(s) \). As a consequence, the converter shows a better dynamic performance if \( G_{mrr}(s) \) is employed.

### C. Regulator design

It can be observed from (23) and (16) that \( G_{mrr}(s) \) resembles \( G_{mnf}(s) \) in terms of structure. Therefore, the design methodology of \( G_{mnf}(s) \) described in Sec. IV-C can be adopted also to \( G_{mrr}(s) \). Since \( \beta \) is used to enhance the voltage loop stability, \( \beta \) should be chosen on the basis of the desired phase margin improvement. Note that \( G_{mrr}(s) \) introduces a phase lag in the current loop, which turns out to be a phase lead in the voltage loop. Actually, the phase margin improvement is roughly equal to the phase gain of \( 1/G_{mrr}(j2\omega_g) \). In practice, in order to simplify the design process, \( \beta \) can be selected according to the phase change of \( 1/G_{mrr}(j2\omega_g) \), which can be expressed as:

\[
\angle \left( \frac{1}{G_{mrr}(j2\omega_g)} \right) = \frac{\pi}{2} - \arctan \left( \frac{\beta(\lambda_1 + \lambda_2)}{\beta^2 - 1} \right)
\]

Fig. 19 displays the relationship between the desired phase improvement \( \phi \) and \( \beta \). Notably, for a phase improvement from 0° to 50°, the value of \( \beta \) varies from 1 to 1.1.

### VI. SUMMARY AND COMPARISONS

Table I summarizes the performances of the suppression methods analyzed in Sec. III to Sec. V. The methods are compared by considering \( i \) effectiveness in suppressing second-order harmonic currents and \( ii \) impact on converter stability.

Regarding the reduction of the second-order harmonic current, the notch filter \( G_{nf}(s) \) and the modified notch filter \( G_{mnf}(s) \) are able to remove the second-order ripple in the current reference, whereas the approach using the resonant regulator \( G_{rr}(s) \) and the one employing the modified resonant regulator \( G_{mrr}(s) \) are capable of canceling the second-order ripple in the measured actual current. Hence, \( G_{rr}(s) \) and \( G_{mrr}(s) \) are expected to have better suppression performances than \( G_{nf}(s) \) and \( G_{mnf}(s) \).

Regarding the impact on converter stability, \( G_{nf}(s) \) and \( G_{rr}(s) \) drastically deteriorate the system stability if the voltage loop has a control bandwidth above \( 2\omega_g \). In contrast, \( G_{mnf}(s) \) and \( G_{mrr}(s) \) allow higher phase margins for the control system and, consequently, stable voltage control loops with wider control bandwidths.

### VII. EXPERIMENTAL RESULTS

The laboratory-scale experimental testbed represented in Fig. 20, constituted of one full-bridge GIC and three boost
DER converters, is considered to evaluate the methods discussed herein. Constant power load and resistive load are both installed in the prototype. System parameters, unless otherwise specified, are reported in Table II. The total bus capacitance $C_b$ is the sum of all the capacitances connected to the bus. The input of the boost converters is connected to a dc source. The GIC and DER converters are controlled in droop, with the same droop coefficient $r_d$. The dc bus voltage is set to range between 360 V and 400 V. The bandwidths of the inductor current loop and the output voltage loop of the DER converters are set to 1 kHz and 150 Hz, respectively, without including notch filters or resonant controllers. These control parameters are reasonable and aligned with those found in other microgrid implementations [30], [31].

### A. Operation with no harmonic suppression provisions

In this test, the GIC and DER #1 are in operation. A basic droop controller (see Fig. 3) is implemented on DER #1, without any second-order harmonic current suppression technique. The experimental result is given in Fig. 21. Measured signals are marked in Fig. 20. The dc bus voltage $v_{bus}$ is measured in DC coupling mode of the oscilloscope, with an offset of 380 V.

In Fig. 21a, default value of the droop coefficient $r_d$ is used, that is, 0.76 V/A. Due to the second-order power generated by the single-phase GIC, there is a second-order bus voltage ripple with a peak-to-peak value of about 4 V. An associated harmonic current ripple with amplitude of about 6.7 A is measured in $i_{in1}$. In this case, the second-order harmonic ripple amounts to about 27% of the nominal value. Further, $r_d$ is doubled and the corresponding experimental result is presented in Fig. 21b. $v_{bus}$ shows a larger dc deviation from the nominal value and has a similar second-order harmonic ripple of 4 V. The harmonic current ripple is reduced to around 5.6 A but still accounts for a significant portion (22%) of the nominal value.

### B. Evaluation of steady-state performances

The steady-state performances of the analyzed suppression methods are now considered.

1) **Notch filters**: a notch filter $\text{G}_{nf}(s)$ and a modified notch filter $\text{G}_{mnf}(s)$, with $\omega_c = 2\pi \cdot 100 \text{ rad/s}$, $\xi_1 = 5.0 \times 10^{-5}$, $\xi_2 = 5.0 \times 10^{-2}$, and $\alpha = 1.06$, are included in the controller of DER #1, separately. The obtained results are shown in Fig. 22a and Fig. 22b, respectively. Although $v_{bus}$ shows a ripple with a peak-to-peak value of 5 V, the corresponding ripple in $i_{in1}$ is effectively reduced.

2) **Resonant regulators**: the steady-state experimental results of the methods adopting the resonant regulator $\text{G}_{r}(s)$ and the modified resonant regulator $\text{G}_{mrr}(s)$ are presented in Fig. 22c and Fig. 22d, respectively. The implemented $\text{G}_{r}(s)$ and $\text{G}_{mrr}(s)$ use $\omega_r = 2\pi \cdot 100 \text{ rad/s}$, $\lambda_1 = 1.6 \times 10^{-1}$, $\lambda_2 = 1.6 \times 10^{-4}$, and $\beta = 1.06$. Notably, the second-order harmonic ripple in $i_{in1}$ is well eliminated.

The second-order harmonic component in the inductor current is also extracted by performing a discrete Fourier transform (DFT) over a time window of 2.5 s sampled at 200 kS/s. The results are reported in Table III. Compared to the cases using $\text{G}_{nf}(s)$ or $\text{G}_{mnf}(s)$, the current ripple is better rejected by solutions $\text{G}_{r}(s)$ or $\text{G}_{mrr}(s)$. It should be also noticed that, as the inductor current has a dc component of 5.5 A, the ripple differences between these four methods are relatively small.

Fig. 22a to Fig. 22d display an increase in the bus voltage ripple when harmonic suppression methods are applied. This is due to the larger magnitude of $Z_c(s)$ at twice the line frequency attained by the suppression techniques, which prevents the DER converters from draining the second-order harmonic power affecting the dc bus.
TABLE III

<table>
<thead>
<tr>
<th>Methods</th>
<th>No provision</th>
<th>$G_{nf}(s)$</th>
<th>$G_{mnf}(s)$</th>
<th>$G_{rr}(s)$</th>
<th>$G_{mrr}(s)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ripple</td>
<td>6.75 A</td>
<td>0.11 A</td>
<td>0.14 A</td>
<td>0.03 A</td>
<td>0.01 A</td>
</tr>
</tbody>
</table>

C. Evaluation of stability performances

The dynamic processes of activating the second-order harmonic current suppression methods are now reported to show the stability performances of the considered approaches.

1) Notch filters: Fig. 23a shows the experimental result of activating $G_{nf}(s)$. In the dynamic process, an oscillation can be observed in the bus voltage. Looking at the envelope, $v_{bus}$ shows a peak of 1.9 V in the first oscillation cycle and reaches steady state after 3 cycles, which indicates poor a stability margin. Fig. 23b refers to the activation of $G_{mnf}(s)$. As compared to $G_{nf}(s)$, the bus voltage oscillation spike becomes smaller, indicating a better system stability, which shows the advantage of the proposed modified notch filter $G_{mnf}(s)$.

2) Resonant regulators: Fig. 23c and Fig. 23d show the experimental results of activating $G_{rr}(s)$ and $G_{mrr}(s)$, respectively. After activating $G_{rr}(s)$, $v_{bus}$ shows an oscillation with an overshoot of 3.2 V. Whereas, if $G_{mrr}(s)$ is considered, the bus voltage oscillation overshoot reduces to 1.1 V. This shows that the proposed modified resonant regulator $G_{mrr}(s)$ is able to improve the system stability.

D. Evaluation of dynamic performances

The transient processes of load step are presented herein to assess the dynamic speed of DER converters with the modified approaches. In this test, the GIC and three DER converters are all activated. For the purpose of comparison, a low-bandwidth (corresponding to 50 Hz voltage loop bandwidth) voltage regulator, whose transfer function is $1.2 + 153/s$, is also implemented.

1) Notch filters: Fig. 22a shows the experimental result of load change, with the 50 Hz voltage regulator and $G_{mnf}(s)$. Because of the low-bandwidth voltage loop, $v_{bus}$ shows a significant drop during the transient. On the other hand, Fig. 24b shows the experimental result of the same load change, with the default 150 Hz voltage regulator and $G_{mnf}(s)$. Thanks to the increase of the voltage control bandwidth, $v_{bus}$ smoothly transit to the new steady state. Therefore, a high-bandwidth (over $2\omega_n$) voltage loop, which is the benefit brought by the proposed $G_{mnf}(s)$, enables better dynamic performance and tighter dc bus voltage regulation.

2) Resonant regulators: Fig. 22c and Fig. 22d report the experimental results about the dynamic speed with $G_{mrr}(s)$ employed. Performing a load step in the dc microgrid, $v_{bus}$ dips notably in Fig. 22c, with the 50 Hz voltage regulator. On the contrary, the bus voltage drop is not observed with the 150 Hz voltage regulator in Fig. 22d, validating the advantage of the proposed $G_{mrr}(s)$.

VIII. CONCLUSION

This paper presents four second-order harmonic current suppression methods for droop-controlled distributed energy resource converters in dc microgrids coupled with ac power systems. The methods are based on the adoption of a notch filter, a modified notch filter, a resonant regulator, and a modified resonant regulator. They all allow converters connected to dc buses presenting a significant second-order harmonic voltage ripple to be free from corresponding current fluctuations.
at resource side. It is shown that, for the method adopting a notch filter and the one employing a resonant regulator, the voltage control bandwidth is limited to be below \(2\omega_g\) to ensure stability, because these methods introduce large phase lags and high attenuation below \(2\omega_g\) in the voltage control loop. Instead, in the case of the modified methods proposed in this paper, voltage control bandwidth can be designed to be above \(2\omega_g\), while preserving stability and improving the converters dynamics. These four methods are verified experimentally on a prototype composed of three DER converters and one single-phase grid-interface converter.

**References**


Fig. 24. Dynamic experimental results under load change. (a) Low-bandwidth (i.e., 50 Hz) voltage controller + \(G_{mnf}(\omega)\); (b) high-bandwidth (i.e., 150 Hz) voltage controller + \(G_{mnf}(\omega)\); (c) low-bandwidth voltage controller + \(G_{mnf}(\omega)\); (d) high-bandwidth voltage controller + \(G_{mnf}(\omega)\).


Guangyuan Liu (S’17) received the B.E. degree in electrical engineering and automation from Tsinghua University (China) in 2013 and the M.S. degree in electrical engineering from Zhejiang University (China) in 2016. He is currently working towards Ph.D. degree in the University of Padova (Italy).

His research interests include modeling and control of power electronic converters, particularly for distributed energy resources in dc microgrids.

Tommaso Caldognetto (S’10, M’16) received the M.S. (Hons.) degree in electronic engineering and the Ph.D. degree in information engineering from the University of Padova, Italy, in 2012 and 2016, respectively.

In 2014, he was a visiting Ph.D. student with the Institute for Automation of Complex Power Systems, University of Aachen, Germany. He is currently a researcher with the Department of Technology and Management, University of Padova. His research interests include control of grid-tied converters, microgrid architectures, and real-time simulation for power electronics.

Paolo Mattavelli (S’95, A’96, M’00, SM’10, F’14) received the M.S degree (with honors) and the Ph. D degree in electrical engineering from the University of Padova (Italy) in 1992 and in 1995, respectively. From 1995 to 2001, he was a researcher at the University of Padova. From 2001 to 2005 he was an associate professor the University of Udine, where he led the Power Electronics Laboratory. In 2005 he joined the University of Padova in Vicenza with the same duties. From 2010 to 2012 he was professor and member of the Center for Power Electronics Systems (CPES) at Virginia Tech. He is currently a professor with the University of Padova.

His major field of interest includes analysis, modeling and analog and digital control of power converters, grid-connected converters for renewable energy systems and micro-grids, high-temperature and high-power density power electronics. In these research fields, he has been leading several industrial and government projects. His current google scholar h-index is 64.

From 2003 to 2012 he served as an Associate Editor for IEEE Transactions on Power Electronics. From 2005 to 2010 he was the IPCG (Industrial Power Converter Committee) Technical Review Chair for the IEEE Transactions on Industry Applications. For terms 2003-2006, 2006-2009 and 2013-2015 he has been a member-at-large of the IEEE Power Electronics Society’s Administrative Committee. He also received in 2005, 2006, 2011 and 2012 the Prize Paper Award in the IEEE Transactions on Power Electronics and in 2007, the 2nd Prize Paper Award at the IEEE Industry Application Annual Meeting. He is an IEEE Fellow.

Paolo Magnone received the B.S. and M.S. degrees in electronic engineering from the University of Calabria, Rende, Italy, in 2003 and 2005, respectively, and the Ph.D. degree in electronic engineering from the University of Reggio Calabria, Italy, in 2009.

In the period 2006-2008 he joined for one year the Interuniversity MicroElectronics Center (IMEC), Leuven, Belgium, within the “Advanced PROcess Technologies for Horizontal Integration” project (Marie Curie Actions), where he worked on parameters extraction and matching analysis of FinFET devices. From 2009 to 2010, he was a Postdoctoral Researcher with the University of Calabria. From 2010 to 2014, he was with the Advanced Research Center on Electronic Systems for Information and Communication Technologies “E. De Castro” (ARCES), University of Bologna, Italy. In 2014, he was appointed Associate Professor of electronics at the University of Padova, Italy. His current research interests include the electrical characterization and modeling of semiconductor devices and circuits for power applications.