

Multi-sampling Digital Pulse-width Modulator based on Asymmetric Dual-Edge Carrier

Giovanni Bonanno, *Member*, Andrea Comacchio, Paolo Mattavelli, *Fellow, IEEE*

Abstract—In the domain of digital control systems, significant phase delays stem from various factors, such as analog-to-digital conversion, finite sampling frequency values, algorithm computation time, and the digital pulse-width modulator (DPWM). Typically, the delay introduced by DPWMs has a more substantial impact than the preceding factors. While numerous approaches have been proposed to mitigate or eliminate such delays, multi-sampling stands out as one of the most commonly employed methods. However, recent innovative architectures, particularly those based on the asymmetric dual-edge (ADE) carrier, have demonstrated that digital pulse-width modulation with zero phase delay, or even positive phase gain, can be effectively implemented. This suggests the possibility of further enhancing dynamic performance by increasing the number of samples per cycle. Unfortunately, the potential benefits of multi-sampling may be compromised by the operating point dependence issues inherent in ADE-DPWM. This article introduces a comprehensive architecture and a conclusive design approach for multi-sampling ADE-DPWM, facilitating the harnessing of multi-sampling benefits without encountering operating point issues. The experimental verification includes assessments of small-signal responses and robustness against operating point variations. Additional experimental tests are conducted to emphasize the improved dynamic performance compared to state-of-the-art trailing-triangle edge carrier-based modulators.

Index Terms—Digital control, Asymmetric Dual-Edge Pulse-Width Modulator, high frequency phase boost, multi-sampling, fast dynamic response.

I. INTRODUCTION

Digital controls have progressively replaced analog counterparts across various power electronics applications. This transition is driven by multiple factors, including enhanced safety and monitoring functionalities, resilience against parameter fluctuations and component degradation, greater versatility, and programmability. Furthermore, the essential components of digital architectures, such as microcontrollers and FPGAs, have become more rapid and cost-effective. These considerations, along with related factors, have spurred the widespread adoption of digital controls over analog ones in numerous industrial contexts [1]. In power electronics, a typical control system involves the regulation of voltages and currents of state variables (e.g., inductor currents, capacitor voltages).

— Manuscript received on May 23, 2023; revised Nov 16, 2023; accepted Jan 02 2024. This study was carried out within the MOST – Sustainable Mobility Center and received funding from the European Union Next-GenerationEU (PIANO NAZIONALE DI RIPRESA E RESILIENZA (PNRR) – MISSIONE 4 COMPONENTE 2, INVESTIMENTO 1.4 – D.D. 1033 17/06/2022, CN00000023). This manuscript reflects only the authors' views and opinions, neither the European Union nor the European Commission can be considered responsible for them.

Such regulation necessitates closed-loop architectures, which invariably impact the stability properties of the overall system. For instance, in multi-loop controllers with inner-current and outer-voltage controls, regulators are designed to ensure a specific *phase margin*. Generally, closed-loop properties are contingent on the operating point, value, and nature of the load. Analog systems struggle to guarantee high performance across large variations of these values unless one resorts to workarounds that significantly escalate system cost and complexity. In contrast, digital control systems are programmable and configurable, enabling the implementation of architectures that are challenging or even impossible to realize in the analog domain [2]–[4]. Analog controls, notably, persist in high-dynamic performance custom applications (e.g., state-of-the-art voltage regulation modules for GPUs/CPU [5]–[7]). This persistence is primarily attributed to the aforementioned delays that can impede dynamic performances [8]–[10] or cause stability issues [11].

A common strategy to mitigate such delays includes the multi-sampling approach (i.e., increasing the number of samples per period). Double-sampling DPWMs based on trailing-triangle edge (TTE) carriers are prominent solutions. Higher oversampling factors introduce non-linearities that impair controlled system operation. These phenomena concern [12]–[15] the amplification of noise injected into the control system, zero-gain and infinite-gain zones, vertical crossings, double vertical crossings [16], etc. By changing the controlling architectures, additional strategies to enhance digital control performance can be exploited. Some remarkable solutions include hysteretic-based controls [17], [18], mixed-signal approaches [19], [20], and predictive controls [21]–[25]. These strategies, although leading to significant benefits in appropriate contexts, do not solve the delay issues and require deep changes in the architecture with respect to the pulse-width modulator-based control system. Furthermore, in many applications, due to strict noise requirements, costs, implementation issues, or simply mere conventions, these strategies cannot be adopted, and PWM-based controls still represent one of the most common solutions. Thus, the field of research concerning novel PWM architectures is still relevant today.

Recent publications [26]–[28] have shifted the traditional perspective on DPWM-based control systems. Indeed, they introduced *fully-digital* PWM systems with either *zero phase delay* or *positive phase gain*. To better understand the operating principle of the developed modulator, consider the naturally-sampled PWM (NS-PWM) proposed in [29] as a

starting point. This analog PWM introduces an additional degree of freedom compared to conventional PWMs: the modulating period is dynamically changed during transients, and this variation is exploited to create small-signal behavior similar to that of a derivative action. A similar NS-PWM based on this operation is presented in [30]. In [31] a hysteretic modulator based on the current ripple synthesis is proposed and analyzed. The architectures in [29]–[31] are somewhat close in terms of dynamic performance improvement. Based on the properties of such analog systems, enhanced *digital* pulse-width modulators have been recently introduced. The developed architecture proposed in this paper significantly advances digital control strategies in power electronics by enhancing our theoretical understanding of *variable-frequency* digital pulse-width modulation and offering practical solutions for implementation challenges. The key contributions and the paper's organization are summarized as follows.

- A comprehensive comparison of the proposed *multi-sampling* ADE-DPWM and the state-of-the-art trailing-triangle-edge carrier-based DPWM (TTE-DPWM). This comparison, detailed in Sec. II, helps to identify the ADE-DPWM benefits, clarifying the reasons behind the achieved improvements.
- The study introduces an improved multi-sampling architecture building upon prior work [26]–[28]. The final *multi-sampling* architecture presented in Sec. III addresses operating point issues while maintaining phase gain improvement as the oversampling factor increases.
- Another contribution of this work is the generalized small-signal model, detailed in IV. This model, based on the *describing function* method, provides precise insights into the ADE-DPWM behavior across all operating points. The model of the final architecture facilitates accurate predictions under varying conditions, guiding design and tuning processes effectively.
- An essential contribution comes from the sensitivity-study approach to designing the system parameters. This approach enhances adaptability to varying operational conditions and bridges theoretical understanding with practical application, revealing the complex parameter interactions influencing system behavior.
- The article includes extensive experimental validation of the small-signal transfer function. To this end, Sec. V collects more than 1000 experimental tests. This article delves into an entire family of DPWM architectures with limitless applications. To showcase the potential of the final structure, two notable examples are discussed. The first example maximizes phase advance by essentially eliminating the need to incorporate derivative actions in the control chain for the relevant target applications. The second example pertains to a digital modulator that competes admirably with the high-performance *purely* analog NS-PWM proposed in [29].
- Laboratory assessments encompass two prevalent scenarios employing DPWM systems. Those tests are dis-

cussed in Sec. VI. Such laboratory experiments directly compare the developed architectures against the state-of-the-art trailing triangle-edge carrier-based DPWM. The final results distinctly demonstrate the enhanced dynamic response capabilities of the developed systems.

II. ASYMMETRIC DUAL-EDGE DPWM vs STATE-OF-THE-ART TRAILING-TRIANGLE-EDGE DPWM

This manuscript proposes a *multi-sampling* DPWM architecture based on the *asymmetric dual-edge* carrier that eliminates typical delays found in traditional structures. To provide readers with an understanding of the fundamental operation of the ADE carrier-based modulator and its key differences with respect to the state-of-the-art TTE carrier-based DPWM, this article starts with a direct comparison. This outlines the basic functioning of the ADE-DPWM and highlights its primary distinctions from the leading DPWM method, the TTE-DPWM. This scenario necessarily encompasses two or more samples per modulation cycle. Indeed, as proved in [26], the *single-sampling* ADE-DPWM yields a pulse-width modulator with a fixed sampling period, introducing a delay similar to the conventional TTE-based methodologies. The advantages of the ADE-DPWM become evident when considering two or more samples per modulation cycle, resulting in DPWM with either *zero delay* or with *positive phase delay*.

Fig. 1(a) compares the operation of the state-of-the-art *double-sampling* TTE-DPWM and the *double-sampling* ADE-DPWM. The y-axis is normalized with respect to the available full-scale range and therefore TTEC and ADEC values $\in [0, 1]$. The main differences between the two architectures can be summarized as follows. When the modulating signal increases (i.e., the difference between the current and previous samples is positive), DPWM systems react by increases the on-phase while decreasing the off-phase. In TTE-DPWM, once fixed $d[i] = \frac{T_{\text{on-TTE}}[i]}{T_s}$, the off-phase is imposed by the relation $T_{\text{on-TTE}}[i] + T_{\text{off-TTE}}[i] = T_s = \text{constant}$. On the other hand, in ADE-DPWM one obtains independent changes in both on and off phases. With a positive variation of the modulating signal, the modulation period decreases (i.e., $T_s[i] < T_s$), and therefore $x_{\text{on}}[i] = \frac{T_{\text{on-ADE}}[i]}{T_s[i]} > \frac{T_{\text{on-ADE}}[i]}{T_s}$. Furthermore, as shown in Fig. 1(a), $T_{\text{on-ADE}}[i] > T_{\text{on-TTE}}[i]$ and therefore $x_{\text{on}}[i] > d[i]$. Having reduced the modulation period, one also obtains $T_{\text{off-ADE}}[i] = T_{s\text{-ADE}}[i] - T_{\text{on-ADE}}[i] < T_s - T_{\text{on-TTE}}[i]$. Similar considerations hold for negative variations in the modulating signal. Thus, for the same modulating signal variation, the ADE-DPWM reacts with more pronounced and *independent* variations of on and off phases with respect to the state-of-the-art TTE-DPWM.

This qualitative analysis can be proved analytically. Indeed, from Fig. 1(a), one has

$$\text{ADE-DPWM} \rightarrow \begin{cases} \Delta x_{\text{on}}[i] &= \Delta M_{\text{on}}[i] \\ \Delta x_{\text{off}}[i] &= -\Delta M_{\text{off}}[i] \\ \Delta x_{s\text{ADE}}[i] &= \Delta x_{\text{on}}[i] + \Delta x_{\text{off}}[i], \end{cases} \quad (1)$$




Fig. 1: (a) Exemplified time operation of (blue lines) TTEC and (black lines) ADEC-based *double-sampling* DPWMs and corresponding control signals (bottom). (b) Exemplified time operation of the *multi-sampling* ADE-DPWM for $N_{smpl} = 8$. Gray lines represent the steady-state operation.

$$\text{TTE-DPWM} \rightarrow \begin{cases} \Delta d[i] &= \frac{\Delta M_{on}[i] + \Delta M_{off}[i]}{2} \\ \Delta d'[i] &= -\frac{\Delta M_{on}[i] + \Delta M_{off}[i]}{2} \\ \Delta x_{STTE}[i] &= 0. \end{cases} \quad (2)$$

with

$$\Delta x_{sADE}[i] \triangleq \frac{T_{sADE}[i] - T_s}{T_s}, \quad \Delta x_{sTTE}[i] \triangleq \frac{T_{sTTE}[i] - T_s}{T_s}, \quad (3)$$

while $\Delta d[i]$ and $\Delta d'[i]$ are the normalized variation of the on and off phases for the TTE-DPWM.

Expressions in (1) can be founded in [26] or, in a more general form, in [27]. The expression for the TTE-DPWM can be obtained as follows. For the i -th modulating cycle, $\Delta d[i]$ is defined as the difference between the current duty cycle (i.e., $d[i]$) and the steady-state one (i.e., D). Therefore one has $\Delta d[i] = d[i] - D$. In Fig. 1(a), $d[i]$ is divided in two parts

$$d[i] = d_1[i] + d_2[i]. \quad (4)$$

By naming the TTE carrier slope as S_{TTE} , however D is chosen, one obtains

$$\begin{aligned} d_1[i] &= \Delta M_{on}[i] / S_{TTE} \\ d_2[i] &= \Delta M_{off}[i] / S_{TTE} \end{aligned} \quad (5)$$

By defining $d'[i] \triangleq 1 - d[i]$ one immediately obtains

$$\Delta d'[i] = -\Delta d[i]. \quad (6)$$

Please note that, with the chosen normalization one has $S_{TTE} = 2$. Using this in (5) and (6) and substituting (4) one obtains (2). Comparing (1) and (2) reveals that in the ADE-DPWM, changes in *on* and *off* phases are directly proportional to the difference between the current and previous samples. Precisely, these changes correspond to the *discrete derivative* of the modulating signal. Conversely, in TTE-DPWM, due to the relationship between the *on* and *off* phase duration (i.e., $T_{on-TTE} + T_{off-TTE} = T_s = \text{constant}$), the TTE modulator

cannot achieve this. Understanding and leveraging these differences is paramount for optimizing digital control strategies and enhancing the performance of power electronics systems.

III. MULTI-SAMPLING ASYMMETRIC DUAL-EDGE DPWM

Once the operation of the *double-sampling* ADE-DPWM is clarified, the analysis of the modulator is conducted when the number of samples, denoted as N_{smpl} , exceeds two. These cases are studied separately due to the absence of the operating point dependency of the *double-sampling* ADE-DPWM, while the *multi-sampling* version with $N_{smpl} > 2$ demonstrates notable operating-point dependency. Indeed, in the worst-case scenario, its transfer function introduces zero phase-delay, akin to the *double-sampling* version, thereby nullifying the contributions of additional samples. This consideration has motivated the contribution submitted in [28] in which an ADE carrier-based modulator with $N_{smpl} = 4$ is analyzed and the current manuscript that introduces the final *multi-sampling* ADE-DPWM architecture and a design procedure valid for generic values of N_{smpl} .

Fig. 1(b) exemplifies the transient operation of the multi-sampling ADE-DPWM proposed in [28] for $N_{smpl} = 8$. The multi-sampling factor is formally defined as $N_{smpl} \triangleq f_{smpl} / f_s$, where f_{smpl} and f_s are the sampling and the switching frequencies respectively. Please note that time axes in Fig. 1 are normalized with respect to the steady-state switching period (i.e., $x = t / T_s$).

The difference between DPWMs in [28] and [26] lies in the use of the acquired samples. Indeed, the architecture proposed in [28] uses the information coming from the *last* and but also from the *second to last* sample to mitigate the operating point dependence. Those values are furthermore multiplied by the *weight function* $f_p(M)$.

For the i -th modulating cycle, the variations of *on* and *off* phases can be defined as the difference with respect to their

steady state values x_{on} and x_{off} , i.e.,

$$\begin{aligned}\Delta x_{on}[i] &\triangleq x_{on}[i] - x_{on} \\ \Delta x_{off}[i] &\triangleq x_{off}[i] - x_{off}.\end{aligned}\quad (7)$$

For the architecture proposed in [28], those variation can be written as follows

$$\begin{aligned}\Delta x_{on}[i] &= \Delta M_{on-tot}[i] + f_p(M) (M_{on-\nu_n}[i] - M_{on-\nu_n-1}[i]) \\ -\Delta x_{off}[i] &= \Delta M_{off-tot}[i] + f_p(M) (M_{off-\nu_f}[i] - M_{off-\nu_f-1}[i]),\end{aligned}\quad (8)$$

The integers ν_n and ν_f represent the number of samples acquired during the *on* and the *off* phases respectively¹. The quantities $M_{on-\nu_n}[i]$ and $M_{off-\nu_f}[i]$ are the last samples acquired during the *on* and *off* phases and $\Delta M_{on-tot}[i]$ and $\Delta M_{off-tot}[i]$ represent the overall modulating signal variations during the i -th *on* and *off* phases respectively. The latter, can be expressed as follows

$$\begin{aligned}\Delta M_{on-tot}[i] &\triangleq \Delta M_{off}[i-1] + \sum_{\tau=1}^{\nu_n} \Delta m_{\tau}[i], \\ \Delta M_{off-tot}[i] &\triangleq \Delta M_{on}[i] + \sum_{\tau=\nu_n+1}^{N_{smp}} \Delta m_{\tau}[i],\end{aligned}\quad (9)$$

where $\Delta m_{\tau}[i]$ is the τ -th variation of the modulating signal during the i -th cycle.

The time-domain evolution described by (8), is now modified to obtain an enhanced *multi-sampling* ADE-DPWM architecture capable of improving the dynamic performances further reducing the operating point dependence. This facilitates an efficient and comprehensive design of ADE-DPWM modulators, enabling the near-complete elimination or substantial reduction of operational point dependency while keeping the advantages coming from the multi-sampling approach. The following paragraph summarizes the underlying motivation for this contribution.

A. Problem Statement and Proposed Solution

The solution presented in [28] addresses the operating point issue in *multi-sampling* ADE-DPWM for $N_{smp} = 4$. Nevertheless, the ultimate dynamic performances do not deviate significantly from those provided by the adapted *double-sampling* architecture proposed in [27]. This is primarily because the proposed modification aims to minimize the variation concerning the operating point, with no substantial impact on the final small-signal phase gain. Moreover, when $N_{smp} \geq 8$, the dependence on the operating point becomes more pronounced, irrespective of the chosen *weight functions*, while the associated benefits in terms of phase gain become increasingly marginal.

The proposed solution comes from the following basic idea. In dual-edge analog NS-PWM, the modulating signal is *sampled* at the beginning and at the end of the *on* (or *off*) phase. In other words, at the points where the modulating signal intersects the carrier. In ADE-DPWM modulators

already present in literature, the modulating signal variation responsible for modulating the rising and falling edges of the control signal $c(x)$ is the last one the system registers in each phase, as shown in Fig.1(b). The solution to the problem of operating point dependency or lack of performance increase is solved in this paper by using the two types of sampling. In fact, the equation of the time evolution of the control signal (i.e., (8)) is modified by introducing two additional terms representing the variation of the modulating signal across an entire *on*-phase (or *off*-phase). For very large oversampling factors, these samples approximate those that an analog modulator would acquire. This insight forms the basis idea of the modifications introduced in (8) and which represent the final version of the *multi-sampling* ADE-DPWM architecture proposed in this manuscript.

Thus the final architecture must include two additional terms proportional to the difference between the first sample acquired in the current phase (i.e., *on* or *off* phases) and the one acquired at the end of the previous phase (i.e., previous *off* or *on* phases).

In accordance with this intuition, using two further *generic* weight functions depending on the operating point (i.e, $k_{sn}(M)$ and $k_{sf}(M)$), (8) is therefore modified as follows

$$\begin{aligned}\Delta x_{on}[i] &= \Delta M_{on-tot}[i] + f_p(M) (M_{on}[i] - M_{on-\nu_n-1}[i]) + \\ &\quad + k_{sn}(M) (M_{on}[i] - M_{off}[i-1]), \\ -\Delta x_{off}[i] &= \Delta M_{off-tot}[i] + f_p(M) (M_{off}[i] - M_{off-\nu_f-1}[i]) + \\ &\quad + k_{sf}(M) (M_{off}[i] - M_{on}[i]).\end{aligned}\quad (10)$$

It is crucial to emphasize that the architecture identified by (10) is entirely generic. The fundamental concept involves the introduction of *two additional parameters* into the system, facilitating a more precise and accurate modification of the frequency response. However, it is important to note that the inclusion of these two terms is not arbitrary. Upon analyzing the frequency behavior of the individual variations in the modulating signal outlined in (8), it becomes evident that their trends do not undergo drastic alterations with increasing distances between collected samples. By incorporating terms with analogous trends and appropriately weighting the various contributions, it becomes feasible to achieve operative point-independent behavior while optimizing the system's dynamic performance. This is simply not attainable with the architecture introduced in [28], as the weight function $f_p(M)$ is designed to mitigate dependence on the operating point, and there are no additional parameters to act upon.

Clearly, the effectiveness of these modifications remains uncertain. It becomes imperative to compute the *new* small-signal model for the proposed architecture outlined in (10). Subsequently, through careful selection of the generic functions $k_{sn}(M)$ and $k_{sf}(M)$, it can be determined whether the desired objectives are attainable. Although the small-signal model is very complex to study, since the functions involved are only dependent on M , it is possible to derive the transfer function by reusing the expressions derived in [27], [28].

¹Therefore, one has $\nu_n + \nu_f = N_{smp}$




Fig. 2: (a) Evolution of *multi-sampling* ADE-DPWM architectures. The green patch represents the structure in [26], the light-blue path the modification introduced in [28]. The red one represents the additional path proposed in this manuscript. (b) Graphical representation and notation for the small signal analysis of the ADE-DPWM.

Fig. 2(b) summarizes the evolution of *multi-sampling* ADE-DPWM architectures. As is made clear later in the manuscript, this generic architecture makes it possible to solve the problem of the operating point dependency but also to increase the performance of the modulator as the oversampling factor increases.

IV. SMALL-SIGNAL ANALYSIS

The Describing Function (DF) method is used to derive the small signal model of the proposed DPWM architecture. On this purpose, a small-sinusoidal perturbation $\hat{u}(x)$ is superimposed to a constant modulating signal value M at the modulator's input, i.e., $M(x) = M + \hat{u}(x)$ with

$$\hat{u}(x) = \hat{a} \sin(\omega_k T_s x - \phi), \quad (\hat{a} \ll M). \quad (11)$$

Fig. 2(a) summarizes the input and output configuration while introducing the corresponding notation in the frequency domain. The symbol $\mathcal{F}[\cdot]$ denotes the Fourier Transform operator.

According with this representation, the small signal model of the proposed DPWM architecture is obtained by computing the ratio between the Fourier Transform of the modulator's output and input signals (i.e., respectively $C_N(j\omega_k)$ and $U_N(j\omega_k)$) evaluated at the perturbation frequency ω_k (i.e., $DF(j\omega_k) \triangleq C_N(j\omega_k)/U_N(j\omega_k)$).

The explicit calculation of the Fourier Transform of $c(x)$ corresponding to the perturbed steady-state is quite long and complex but can be avoided by using the main results of the frequency analysis proposed in [27], [28]. Indeed, regardless their explicit expressions, the generic functions $k_{sn}(M)$ and $k_{sf}(M)$ depend only on the operating point and can be treated as constants in the computation of the frequency response². Thus, the small-signal transfer function of the proposed *multi-sampling* ADE-DPWM architecture can be written as follows

$$DF(s) = \frac{D_n(s) - D_f(s)}{1 - e^{-sT_s}} (1 - e^{-sT_s x_{on}}) + D_n(s) e^{-sT_s x_{on}}, \quad (12)$$

where $D_n(s)$ and $D_f(s)$ are defined as follows

$$\begin{aligned} D_n(s) &\triangleq e^{sT_s \left(\frac{x_{on}}{2} + \frac{\nu_n - 1}{2N} \right)} + \\ &+ f_p \left(e^{s \frac{T_{smp}}{2}} - e^{-s \frac{T_{smp}}{2}} \right) e^{sT_s \left(\frac{x_{on}}{2} + \frac{\nu_n - 2}{2N} \right)} + \\ &+ k_{sn} \left(e^{s \frac{T_{smp}}{2} \frac{N + \nu_n - \nu_f}{2}} - e^{-s \frac{T_{smp}}{2} \frac{N + \nu_n - \nu_f}{2}} \right) e^{sT_s \left(\frac{x_{on}}{2} - \frac{1}{2N} \right)}, \end{aligned} \quad (13)$$

$$\begin{aligned} D_f(s) &\triangleq e^{sT_s \left(1 - \frac{x_{off}}{2} + \frac{\nu_f - 1}{2N} \right)} + \\ &+ f_p \left(e^{s \frac{T_{smp}}{2}} - e^{-s \frac{T_{smp}}{2}} \right) e^{sT_s \left(1 - \frac{x_{off}}{2} + \frac{\nu_f - 2}{2N} \right)} + \\ &+ k_{sf} \left(e^{s \frac{T_{smp}}{2} \frac{N + \nu_f - \nu_n}{2}} - e^{-s \frac{T_{smp}}{2} \frac{N + \nu_f - \nu_n}{2}} \right) e^{sT_s \left(1 - \frac{x_{off}}{2} - \frac{1}{2N} \right)}. \end{aligned} \quad (14)$$

The first terms of $D_n(s)$ and $D_f(s)$ constitute the *multi-sampling* ADE-DPWM architecture disclosed in [26]; adding the terms multiplied by $f_p(M)$, one obtains the architecture in [28]. Finally, the with the terms multiplied by the generic functions $k_{sn}(M)$ and $k_{sf}(M)$ one has the *final* architecture proposed in this manuscript.

A. Operative design

The design procedure is detailed by using two remarkable examples. In the first one is assumed to maximize phase gain around $f_s/2$ and reduce operating point dependence as much as possible. In the second example, a small-signal transfer function that maximize the phase gain around f_s while maintaining flat the gain curve is obtained. The purpose of this procedure is clearly to individuate proper shapes of the generic functions $k_{sn}(M)$ and $k_{sf}(M)$ in a way that satisfies these objectives. Proper weight functions lead to a small-signal behaviors that are respectively identified by $DF_d(s)$ and $DF_a(s)$. As mentioned earlier, these are just two examples. Indeed, the proposed general multi-sampling architecture allows the designing of ADE-DPWM with different frequency responses.

The main analytical tool involved in this procedure is the *sensitive function* defined as follows

$$S_{DF(j\omega_x)/M} = \frac{\partial DF(j\omega_x)}{\partial M} \bigg/ \frac{DF(j\omega_x)}{M} \quad (15)$$

²The analytical derivation is omitted because it is long and complex. It also offers no interesting insights with respect to the objectives of this manuscript.

Fig. 3 shows the sensitivity vs $M \in (\frac{2}{8}, \frac{4}{8})$ of (12) respectively for $f_p(M) = k_{sn}(M) = k_{sf}(M) = 0$ (that results in the architecture developed in [26]) and $f_p(M) = \frac{1}{2} + |M - \frac{1}{2}|$ and $k_{sn}(M) = k_{sf}(M) = 0$ (that results in the architecture developed in [28]). These transfer functions are referred to as $DF_1(s)$ and $DF_{mod1}(s)$ respectively.

The curves in Fig. 3 are obtained by imposing $\omega_x = 2\pi f_s/2$. In the range of frequencies of interest, this specific value is chosen because it is the one for which the dependence on the operating point is most pronounced. The sensitivity functions corresponding to $DF_1(s)$ and $DF_{mod1}(s)$ are indicated as $S_1(M) \triangleq S_{DF_1(j\omega_x)/M}$ and $S_m(M) \triangleq S_{DF_{mod1}(j\omega_x)/M}$.

From Fig. 3 is immediate to observe that the use of the weight function $f_p(M)$ strongly reduces the operating point dependence of the *multi-sampling* ADE-DPWM. However, this strategy fails when higher values of the oversampling factor are considered. The following proves that using appropriate values for $k_{sn}(M)$ and $k_{sf}(M)$, better results can be obtained especially for $N_{smp} > 4$.

As stated at the beginning of this section, to showcase the effectiveness of the proposed methodology and underscore the properties of the proposed multi-sampling architecture, two noteworthy implementation examples are analyzed: the *derivative* and the *simil-analog* ADE-DPWMs, respectively individuated by $DF_d(s)$ and $DF_a(s)$. These use respectively the following set of parameters:

$$\begin{aligned} f_{P1}(M) &= c_1 M^2 - c_2 M + c_3, \quad k_{sn} = 1.5, \quad k_{sf} = 1.5 \\ f_{P2}(M) &= c_4 + c_5 \left| M - \frac{1}{2} \right|, \quad k_{sn} = -1.5, \quad k_{sf} = 0.4. \end{aligned} \quad (16)$$

with $c_1 = c_2 = 28$, $c_3 = 8$, $c_4 = 4$ and $c_5 = 1/c_4$.

The corresponding sensitivity functions evaluated for $\omega_x = 2\pi f_s/2$ are indicated with $S_d(M) \triangleq S_{DF_d(j\omega_x)/M}$ and $S_a(M) \triangleq S_{DF_a(j\omega_x)/M}$. The plots in Fig. 3 show that $S_d(M)$ and $S_a(M)$ are always smaller than $S_{mod1}(M)$. This analysis must be repeated for all operational points. To simplify the approach one can divide the operating point range into a finite number of intervals and perform the sensitivity analysis only for points in the middle of these intervals.

In summary, the operating procedure is as follows

1. In accordance with the theory developed in [28] one choose the weight function $f_p(M)$ (i.e., $f_{P1}(M)$ or $f_{P2}(M)$).
2. The operating point range $M \in [M_{min}, M_{max}] \in [0, 1]$ is divided in K sub-intervals (i.e., $[M_{min}, M_{max}] = [M_0, M_1] \cup [M_1, M_2] \cup \dots [M_{K-1}, M_K]$). For each sub-interval one choose its midpoint $M_{m-i} = \frac{M_i + M_{i+1}}{2}$.
3. In the range of interest, the frequency f_x at which the dependence on the operating point is more pronounced must be identified.
4. The sensitivity analysis is therefore performed at the frequency f_x , around to all K operating points M_{m-i} , $i = 1, 2, \dots, K$.




Fig. 3: Real and imaginary part of $S_1(M)$, $S_m(M)$, $S_d(M)$ and $S_a(M)$ for $\omega_x = 2\pi f_s/2$ and $M \in (\frac{2}{8}, \frac{4}{8})$.

5. For each sub-interval, the values $k_{sn}(M_{m-i})$ and $k_{sf}(M_{m-i})$ are chosen in order to achieve a specific goal (e.g., maximize phase gain around f_x while maintaining a weak operative point dependence).
6. When $k_{sn}(M_{m-i})$ and $k_{sf}(M_{m-i})$ vary slightly, one can approximate them with constant values. Alternatively, one can use simple functions with a symmetrical shape with respect to the operating point $M = \frac{1}{2}$.

B. Discussion

The Bode plots of $DF_1(s)$ and $DF_{mod1}(s)$ are reported in Fig. 4(a) and Fig. 4(b). The dependence on the operating point is very pronounced for $DF_1(s)$, confirming the trend of $S_1(M)$ in Fig. 3. One can also notice that for $N_{smp} = 8$ the operating point dependence is noticeable also for $DF_{mod1}(s)$.

The transfer function in Fig. 4(c) is designed to guarantee high phase-boost around $\omega_x = 2\pi f_s/2$. The resulting small-signal behavior is similar to a discrete derivative action. Compared to $DF_{mod1}(s)$, the phase boost is more pronounced and the dependence on the operating point almost completely eliminated.

The architecture described by $DF_a(s)$, shown in Fig. 4(d), is designed to have a flatter response up to the switching frequency similar to the analog NS-PWM proposed in [29]. This is an outstanding result not only because the operating point dependence is almost completely eliminated but also considering that an analog modulator is compared to a digital one which provides similar performance in terms of phase delay and frequency response modulus.

C. Consideration on the physical realization

This section provides the basic description of the hardware operations required to implement the proposed architecture. Even if $k_{sn}(M)$ e $k_{sf}(M)$ may be constants, in this section having to consider the maximum architecture complexity, the

³As emphasized in the section and as proved in [26] the dependence on the operating point is symmetrical with respect to this value.




Fig. 4: Bode plot of the analytical small-signal models of (a) $DF_1(s)$ and (b) $DF_{\text{mod1}}(s)$ proposed respectively in [26] and [28] for $N_{\text{smpl}} = 8$, and Bode plot of (c) $DF_d(s)$ ($N_{\text{smpl}} = 8$) and (d) $DF_a(s)$ ($N_{\text{smpl}} = 4$).

two terms are supposed functions of the operating point. The expressions in (10) describe the time domain evolution of the control signal $c(x)$ (i.e., the modulator's output). In the physical implementation, these can be rearranged in order to minimize the architecture's complexity. A first, intuitive choice is obtained by rearranging the terms in (9).

Using Fig. 1(b) as a reference, the term $\Delta M_{\text{on-tot}}[i]$ in (9) can be rewritten as follows

$$\Delta M_{\text{on-tot}}[i] = \Delta M_{\text{off}}[i-1] - \Delta M_{\text{on}}[i]. \quad (17)$$

Using (17) in the first equations of (10), for $\Delta x_{\text{on}}[i]$ one has

$$\begin{aligned} \Delta x_{\text{on}}[i] &= \Delta M_{\text{off}}[i-1] - \Delta M_{\text{on}}[i] \\ &\quad + f_p(M) (+M - M + M_{\text{on}}[i] - M_{\text{on-}\nu_n-1}[i]) \\ &\quad + k_{\text{sn}}(M) (+M - M + M_{\text{on}}[i] - M_{\text{off}}[i-1]) \\ &= \Delta M_{\text{off}}[i-1] (1 - k_{\text{sn}}(M)) - \Delta M_{\text{on}}[i] (1 - k_{\text{sn}}(M)) \\ &\quad + f_p(M) (\Delta M_{\text{on}}[i] - \Delta M_{\text{on-}\nu_n-1}[i]) \\ &= \underbrace{(\Delta M_{\text{off}}[i-1] - \Delta M_{\text{on}}[i]) (1 - k_{\text{sn}}(M))}_{\text{term 1}} \\ &\quad + \underbrace{(\Delta M_{\text{on}}[i] - \Delta M_{\text{on-}\nu_n-1}[i]) f_p(M)}_{\text{term 2}}. \end{aligned} \quad (18)$$

In (18) one can individuate two modulating signal variations and two functions used to weigh them. Precisely, *term 1* in equation (18) represents the change in the modulating signal throughout the whole *on-phase* while *term 2* the variation calculated between the last and second-to-last samples acquired. For brevity, these contributions may be generically

referred to as $\Delta M_{\text{on-L}}[i]$ and $\Delta M_{\text{on-S}}[i]$. By defining $k'_{\text{sn}}(M) \triangleq 1 - k_{\text{sn}}(M)$, (18) can be rewritten as follows

$$\Delta x_{\text{on}}[i] = \Delta M_{\text{on-L}}[i] k'_{\text{sn}}(M) + \Delta M_{\text{on-S}}[i] f_p(M). \quad (19)$$

Using identical considerations one has

$$\Delta x_{\text{off}}[i] = \Delta M_{\text{off-L}}[i] k'_{\text{sf}}(M) + \Delta M_{\text{off-S}}[i] f_p(M). \quad (20)$$

Regardless the value of N_{smp} , since $f_p(M)$, $k'_{\text{sn}}(M)$ and $k'_{\text{sf}}(M)$ are evaluated, to implement (19) and (20) six algebraic sums and four products are required.

All three functions $f_p(M)$, $k'_{\text{sn}}(M)$ and $k'_{\text{sf}}(M)$ exhibit, at most, a dependency on the operating point. In the practical applications addressed in this paper, the control is aware of the operating point, and it undergoes variations at a slower rate than the switching/modulation period. Consequently, the values of $f_p(M)$, $k'_{\text{sn}}(M)$ and $k'_{\text{sf}}(M)$ can be treated as constants over multiple cycles. Importantly, their assessment remains unaffected by the oversampling factor. It is noteworthy to stress that when employing a quadratic $f_p(M)$ functions, the functions k_{sn} and k_{sf} can be reasonably approximated as constant values, thereby contributing to a reduction in system complexity.

As the oversampling factor changes, the primary factor subject to change is the frequency at which the calculation of the four terms in (19) and (20) is updated. Indeed, to ensure the proper functioning of the architecture, it is essential to update these four terms at each $T_{\text{smp}} = T_s/N_{\text{smp}}$. However, the computations involved are relatively straightforward and can be implemented without difficulty in custom logic or systems utilizing FPGAs.

To better describe the complexity of the developed *multi-sampling* ADE-DPWM architecture, Fig. 5 reports a qualitative representation of its final implementation. The block in gray represent basic components that are required to build any DPWM (i.e., those components are required also to build the TTE-based DWPM). The block in dark-cyan represent the synchronism correction. The orange and the purple block represent the additional components required to implement the proposed architecture. In the counters on top of the diagram are used the following condition to determine the duration of the *on* and *off* phases.

$$\begin{aligned} \Delta X_{\text{cn}}[i] + \text{cnt} &\leq N_{\text{L}}[i] \\ \Delta X_{\text{cf}}[i] + \text{cnt} &\geq N_{\text{H}}[i]. \end{aligned} \quad (21)$$

The terms $\Delta X_{\text{cn}}[i]$ and $\Delta X_{\text{cf}}[i]$ are used to generate the variations $\Delta x_{\text{on}}[i]$ and $\Delta x_{\text{off}}[i]$ ⁴. These additional variables are computed to the usual implementation of conventional DPWM (i.e., the variations in the *on* and *off* phases are determined by comparing the carrier values with the modulating signal). The ultimate equations for $\Delta X_{\text{cn}}[i]$ and $\Delta X_{\text{cf}}[i]$ exhibit equivalent computational complexity to the expressions provided in (19) and (20). The scaling coefficients employed in the hardware

⁴According to the representation on Fig. 5 $N_{\text{L}}[i]$ and $N_{\text{H}}[i]$ are the numerical values of the upper and lower thresholds used set and reset the carrier's counter.

implementation depend on the resolution and numerical representation of the involved variables.

The synchronization mechanism used in the proposed architecture uses a slow correction to keep the center of on and off phases of $c(x)$ synchronized with a specific clock signal. In Fig. 5 the synchronization clock is $T_{\text{synch}} = T_s/2$. This is coherent with the representation in Fig. 1(b) (where the synchronization instants are highlighted with $\times$). Hence, regardless of N_{smp} , the synchronization error is computed concerning these instants. This aligns with a practical application scenario wherein those instants are generally used to sample the average inductor current (e.g., when the modulator is used within a digital average current-mode control for synchronous Buck converters). The operation of the synchronization mechanism is detailed in [26]. No changes are required to implement the final architecture discussed in this manuscript.

Finally, in the orange block, the calculation of the operating point M is assumed to be repeated every ν modulating cycles (i.e., $T_{\text{clc-M}} = \nu T_s = \nu N_{\text{smp}} T_{\text{smp}}$). Formulating a universally applicable strategy for this computation proves challenging without contextualizing it within the confines of a specific application. The description presented in Fig. 5 and discussed in this section is of a general nature. Customization and enhancements are advisable when tailoring the approach to a particular application.

For instance, one may start from an initial value, presuming that the register containing the operating point undergoes updates as samples related to changes in the modulating signal accumulate. Consequently, the update of that register could transpire at each T_{smp} , following a phase (either on or off), or even upon the culmination of an entire modulation cycle (i.e., $c(x) = 1 \rightarrow 0 \rightarrow 1$, at f_s rate). Another simple alternative is to calculate M by averaging the last $m \in \mathbb{N}$ acquired samples. The optimal strategy is contingent upon the specific requirements of the application and the desired performance.

D. Design of $k_{\text{sn}}(M)$, $k_{\text{sf}}(M)$ and $f_p(M)$

Fig. 4(a) shows the transfer function $\text{DF}_1(s)$ of the simplest *multi-sampling* ADE-DPWM architecture. This does not include any mechanism to compensate the operative point dependence. One can notice that the dependence on the operating point M is symmetrical with respect to $M = \frac{1}{2}$. Precisely one has $\text{DF}_1(s)|_{M=z} = \text{DF}_1(s)|_{M=1-z}$, $z \in [0, 1] \subset \mathbb{R}$.

Once the symmetry is known, one can manipulate the dynamic evolution of $c(x)$ by incorporating two supplementary components that, when appropriately weighted, can alleviate the operating point dependence. This is show on Fig. 4(b). In the frequency domain, the two additions (i.e., $f_p(M)(M_{\text{on}}[i] - M_{\text{on-}\nu_{\text{r}}-1}[i])$ and $f_p(M)(M_{\text{off}}[i] - M_{\text{off-}\nu_{\text{r}}-1}[i])$) exhibit a comparable trajectory to the initial transfer function $\text{DF}_1(s)$. Therefore, through suitable weighting, it becomes feasible to nullify the operating point dependence by shaping $f_p(M)$. This holds for architectures characterized by low oversampling factors (i.e., $N_{\text{smp}} \leq 4$). Nevertheless, the utilization of $f_p(M)$ does not afford an enhancement in dynamic performance




Fig. 5: Organization of the proposed *multi-sampling* ADE-DPWM architecture.

with an increase in the oversampling factor. To fix this issue, the dynamic evolution of $c(x)$ is further modified by introducing the terms $k_{sn}(M) (M_{on}[i] - M_{off}[i-1])$ and $k_{sf}(M) (M_{off}[i] - M_{on}[i])$. These, can be used as additional knobs to re-shape the modulator transfer function. To design those functions one can use the approach proposed at the end of Sec. IV-A.

In the examples discussed in Sec. IV-B, the functions $k_{sn}(M)$ and $k_{sf}(M)$ have been replaced by constant values. Evidently, this is not the sole conceivable approach. Indeed, as proved with the experimental tests reported in the next sections, non-constant functions can be employed for $k_{sn}(M)$ and $k_{sf}(M)$. These functions, due to the symmetry mentioned of the modulator transfer function, must be selected from families that ensure symmetry with respect the operating point $M = \frac{1}{2}$.

Although the possibilities are infinite, for simplicity of implementation, only the following family of functions are taken into account.

$$k_{pw}(M) = \begin{cases} c_0 & \frac{1}{2} - \alpha < M < \frac{1}{2} + \alpha \\ c_1 + c_2 \left| M - \frac{1}{2} \right| & \text{elsewhere} \end{cases} \quad (22)$$

In the following sections, $k_{pw}(M) = k_{sn}(M) = k_{sf}(M)$ is used to build an implementation of the proposed *multi-sampling* ADE-DPWM architecture. This approach avoids the use of quadratic functions for the weight function $f_p(M)$

contributing to lightening the final architecture's complexity.

V. EXPERIMENTAL VALIDATION

The proposed architectures are extensively tested via MATLAB/Simulink® simulation and experimentally. Experimental tests validated behavior matching perfectly the MATLAB/Simulink® simulation and the theoretical curves. Therefore, only experimental results are presented to avoid redundancy.

Experimental measurements of the small-signal transfer functions are obtained by superimposing small sinusoidal perturbations to constant steady-state modulating signal values. Fig. 6 shows the organization of the experimental setup. The *multi-sampling* ADE-DPWM is coded in VHDL using the Imperix B Board Pro (BB-pro), equipped with a Xilinx XC7Z030-3FBG676E FPGA. The small sinusoidal perturbation $\hat{u}(t)$ is generated by the internal signal generator of the Rohde & Schwarz RTM3004 oscilloscope. This perturbation is then injected into the analog input of the BB-pro. The final modulating signal processed by the modulator is the numerical representation of $M(t) = M + \hat{u}(t) = M + \hat{a} \sin(\omega t + \phi)$, whith $\hat{a} \ll M$. The Fourier analysis of the modulator's output is done whith the RTM3004. The resultant data is transmitted via Ethernet to a PC and collected using a custom MATLAB app. This app also changes the value of the injected frequency once the previous measurement is completed.

To validate the developed small-signal transfer function models, the frequency responses for each operating point and each modulator are experimentally verified. In total 72 frequency values are employed for each operating point. Two distinct ADE-DPWM architectures are tested (i.e., the *simil-analog* ADE-DPWM with $N_{smp} = 4$ and the *derivative* ADE-DPWM with $N_{smp} = 8$). 7 operating points are tested for each architecture. Fig. 7 summarizes the results of $72 \times 2 \times 7 = 1008$ experimental tests.

For the *simil-analog* ADE-DPWM shown on Fig. 7(a), the parameter set in (16) is used. For the *derivative* ADE-DPWM shown on Fig. 7(b) the following parameters are adopted ($k(M) = k_{sn}(M) = k_{sf}(M)$)

$$f_p(M) = \frac{1}{3} + 3 \left| M - \frac{1}{2} \right| \quad (23)$$

$$k(M) = \begin{cases} 0.5 & 0.4 < M < 0.6 \\ \frac{3}{11} + \frac{11}{4} \left| M - \frac{1}{2} \right| & \text{elsewhere.} \end{cases}$$

As mentioned in Sec. IV-D, instead of a quadratic $f_p(M)$ and constant values k_{sn} and k_{sf} , an equivalent solution with piecewise-linear functions for $f_p(M)$ and $k_{sn}(M) = k_{sf}(M)$ is used.

A. Discussion

The worst-case phase-variation of the *simil-analog* modulator is approximately 4° , while for the derivative version, it is around 7.5° . The phase degradation near to f_s is due to the synchronization mechanism. This mechanism is essential where synchronism between specific points of the inductor




Fig. 6: (a) Experimental setup for the small-signal transfer function measurements. (b) Block diagram representation of the selected case-study.

current (e.g., the point at which the average value is located) and specific points of the control signal (e.g., the midpoint of the $c(x)$ pulse) is necessary. Nonetheless, the performance of the developed modulators remains nearly unaffected up to $f \approx 0.8f_s$.

It should be noted that such performance levels for digital modulators *have never been* reported in the literature. The ADE-DPWM architectures are valid and more performative alternatives to the TTEC-based structures, even in cases where multi-sampling is adopted. By almost eliminating the operational point dependency, the resulting ADE-DPWMs can be used to compensate for the phase degradation introduced by the signal acquisition and conversion chain. The final phase-gain is programmable and can be used to avoid specific numeric derivative actions in closed-loop controllers (e.g., like in the PID compensator).

B. Experimental small-signal comparison of ADE-DPWM vs TTE-DPWM

The differences between the proposed *multi-sampling* architectures and the *multi-sampling* TTE-DPWM are even more pronounced when their small-signal models are directly compared. Fig. 8(a)⁵ shows the comparison between the experimental phase response of the *simil-analog* ADE-DPWM and the TTE-DPWM for $N_{\text{smp}} = 4$. For the TTE-DPWM, the phase *delay* increases as the frequency increases. Instead, for the proposed modulator the phase *advance* increases with increasing frequency. Digital PWMs capable of providing phase advance instead of phase delay *have never been proposed in the literature* and their introduction stems from the contribution submitted in [26]. The vertical line in Fig. 8 denotes the crossing frequency chosen for the inner current-loop treated in Sec. VI. There is a distinct difference between the phase of the proposed modulator and the traditional one. This phase advance can be used to extend the bandwidth of the control system, but also to avoid introducing numerical derivatives into the compensator. Indeed, discrete derivatives

⁵Here only the phase response is considered. However, other interesting properties come from the gain response of the *simil-analog* ADE-DPWM. In fact, it remains rather flat over a wide frequency range, greatly containing the degradation of the gain margin in closed-loop systems. For reasons of space this aspect is not further discussed.

and high oversampling factors lead to several noise issues [32] and must be avoided or properly treated. Moreover, as shown in [11], such modulators can be adopted to improve the passivity region in grid-connected converters, dramatically improving the stability properties. Similar considerations, with even more evident phase gain, can be made by examining Fig. 8(b).

VI. APPLICATIONS IN TYPICAL INDUSTRIAL SCENARIOS

In Sec. III, two instances of ADE-DPWM implementation rooted in the proposed general *multi-sampling* architecture are showcased. These examples provide a glimpse of the numerous possible implementations that can be derived from the proposed *general multi-sampling* architecture following the disclosed design approach.

The primary aim of these illustrations is to prove the effectiveness in shaping the frequency response of *multi-sampling* ADE-DPWMs. This shift in perspective transforms the role of DPWM from a component responsible for generating control signals—that introduces *phase deterioration* in closed-loop control setups—into a central tool that *enhances* a system's dynamic performance by increasing the available phase margin or the achievable bandwidth.

In this section, examples disclosed in Sec. III, namely *derivative* and *simil-analog* multi-sampling ADE-DPWMs, are employed in multi-loop output voltage controls for a single-phase voltage source inverter (VSI) and a DC-DC Buck converter. The four laboratory configurations considered in this section are summarized form in Table Tab. I; the main converter's parameters are detailed in Table Tab. II.

A. Multi-Loop Output Voltage Controlled Single-Phase Voltage Source Inverter

The topology's circuit of *Setup 1* and the block diagram of digital control are sketched in Fig. 8(c). The corresponding small-signal model is depicted in Fig. 6(b). Constants H_v and H_i represent the overall gain of the sensing circuitry, which include the analog-to-digital converters transfer functions and the numerical full-scales. The small-signal expressions for $G_{di}(s)$ and $G_{iv}(s)$ in Fig. 6(b) can be found in [2]. Expressions for $G_{ci}(s)$ and $G_{cv}(s)$ denote the inner current-loop and the outer voltage-loop frequency compensators.




Fig. 7: Bode-plot comparison of (a) $DF_d(s)$ and (b) $DF_a(s)$ vs the corresponding experimental transfer function measurements.

TABLE I: Experimental setups.

TOPOLOGY	DPWM architecture	NAME
Single-phase VSI	<i>simil-analog</i> ADE-DPWM ($N_{\text{smp}} = 4$)	<i>Setup 1(a)</i>
Single-phase VSI	TTE-DPWM ($N_{\text{smp}} = 4$)	<i>Setup 1(b)</i>
Synchronous Buck	<i>derivative</i> ADE-DPWM ($N_{\text{smp}} = 8$)	<i>Setup 2(a)</i>
Synchronous Buck	TTE-DPWM ($N_{\text{smp}} = 8$)	<i>Setup 2(b)</i>

A target phase margin of $\phi_m = 50^\circ$ is chosen for the inner-current loop. This value aligns with the typically utilized

values for commercial VSIs, ensuring stable operation and adequate damping during transients. It is noteworthy that higher phase margin values (i.e., $\phi_m > 60$) would favor the ADEC-based architectures disclosed in this manuscript; however, they would not provide a realistic and fair comparison. A similar rationale applies to the selection of the crossover frequency (i.e., $\omega_{ci} = 2\pi f_{ci}$). Consequently, the chosen design criteria is to maximize the dynamic performance of *Setup 1(b)* and to ascertain whether, given identical converter parameters and phase margins, the proposed ADE-DPWM deliver superior dynamic performance or not. Indeed, as highlighted in Fig. 6(b), the difference between *Setup 1(a)* and *Setup 1(b)* lies in the pulse-width modulator architectures. The following procedure details the compensators' design for *Setup 1(a)* and *Setup 1(b)*.

With reference to Fig. 6(b), the uncompensated inner-




Fig. 8: Comparison between the experimental phase response of (a) the *simil-analog* ADE-DPWM ($N_{\text{smpl}} = 4$) vs the TTE-DPWM ($N_{\text{smpl}} = 4$) and (b) the *derivative* ADE-DPWM ($N_{\text{smpl}} = 8$) vs the TTE-DPWM ($N_{\text{smpl}} = 8$). Horizontal axes represent the normalized frequency (i.e., f/f_s). (c) Circuit and block diagram representation of the output voltage controlled single-phase voltage-source inverter used in the experimental measurements in Sec. VI.

current loop gain can be written as follows

$$T_{iu}(s) = G_{di}(s) H_i(s) G_{\text{DPWM}}(s). \quad (24)$$

Now, $T_{iu}(s)$ is mapped in the discrete frequency domain (or z -domain) by applying a discretization method like *Zero-order hold* map or a *Bilinear* (also called Tustin or prewarp) map. Once the method is chosen, a one-to-one correspondence is established between the continuous and discrete frequency domains. The corresponding discrete frequency domain version of (24) is denoted to as $T_{iu-d}(p)$ while p_{ci} is used to individuates the corresponding of f_{ci} . The target values for f_{ci} and ϕ_m are reported in Tab. II. From this, by defining $G_{ci} = k_p + T_s \frac{k_i}{1-z^{-1}}$, one can solve the following system with respect to k_p and k_i

$$\begin{cases} |G_{ci}(p_{ci}) T_{iu-d}(p_{ci})| &= 1 \\ \arg[G_{ci}(p_{ci}) T_{iu-d}(p_{ci})] &= \phi_m - \pi \end{cases} \quad (25)$$

Now, chosen the gain and phase margin values for the outer-voltage loop, the same procedure is repeated to design $G_{cv}(z)$.

In this specific scenario, the notable benefit provided by the proposed modulators stems from the fact that, while maintaining an equal phase margin, the loop gain of *Setup 1(a)* encompasses a broader available bandwidth. This outcome arises due to the phase gain introduced by the ADE-DPWM modulator. Notably, the TTE-DPWM modulator introduces a $\approx -8^\circ$ delay at the relevant frequency, whereas the proposed modulator introduces an $\approx +9^\circ$ advance (see Fig. 8(a)). Therefore, the phase gain of the inner loop obtained by replacing only the DPWM modulator between *Setup 1(a)* and

Setup 1(b) is about $\Delta\phi \approx 17^\circ$. As a result, the *simil-analog* multi-sampling ADE-DPWM systems can effectively operate at higher crossover frequencies while maintaining the same *target* phase-margins.

For both systems (i.e., *Setup 1(a)* and *Setup 1(b)*), the multi-sampling DPWM architectures and the other digital parts are realized with the BB-Pro.

The load-step response for *Setup 1(a)* and *Setup 1(b)* are shown in Fig. 9(a). The digital control system using the proposed modulator is able to react faster also ensuring a lower under-shoot. Specifically, the load-step response for *Setup 1(b)* (top of Fig. 9) exhausts the transient in $\Delta t_1 \approx 205 \mu\text{sec}$, while the system using the TTE carrier-based modulator (bottom of Fig. 9) takes about *twice* as long. Furthermore, experimental tests show that the system using proposed *multi-sampling* ADE-DPWM does not exhibit any closed-loop issues either during steady state or transient operations. This shows how an effective design of the synchronization mechanism makes it possible to retain most of the advantages of the introduced architectures without introducing any instability phenomena into the controlled systems.

B. Multi-Loop Output Voltage Control for a dc-dc Buck Converter

The block diagram in Fig. 6(b) can be also used to describe the small-signal operation of a synchronous dc-dc Buck converter by replacing $V_{\text{IN}} = \pm V_{\text{DC}}$ with a unipolar voltage and using the appropriate transfer functions for each block [4]. In this case, the proposed *derivative multi-sampling* ADE-DPWM is tested. The inner-current and outer-voltage loops




Fig. 9: (a) No-load-to-13.5 Ω load-step variation of the output voltage controlled VSI. On top there is the response of the system involving the proposed *simil-analog* ADE-DPWM, while on the bottom the one with the TTE-DPWM ($N_{\text{smp1}} = 4$). (b) Load step variation no-load-to-16 Ω of the output voltage controlled Buck converter. On top the systems using the proposed *derivative* ADE-DPWM, on bottom the one using the TTE-DPWM ($N_{\text{smp1}} = 8$).

for both setups are designed to reach the same phase margins. The design of G_{ci} and G_{cv} follows the same procedure discussed in Sec. VI-A. The *derivative* multi-sampling ADE-DPWM, taking advantage of the intrinsic programmable phase gain, allowed for a bandwidth extension. As the oversampling factor increases, one would anticipate improved dynamic performance, which tends to plateau as the value of N_{smp1} continues to rise. However, in this instance, it is evident that a significant difference in dynamic performance between the two architectures still exists. Indeed, as shown on Fig. 9(b), *Setup 2(a)* takes approximately half the time to restore the output voltage with respect to *Setup 2(b)*. In this case, the phase gain of the inner loop obtained by replacing the TTE-DPWM with the proposed one is about $\Delta\phi \approx 41^\circ$ (see Fig. 8(b)).

Also in the experimental test in Fig. 8(b), no oscillation phenomena are observed due to the presence of the synchronization mechanism, confirming the possibility of using ADEC-based modulators in real applicative contexts.

VII. CONCLUSION

This paper proposes the final multi-sampling asymmetric dual-edge carrier-based DPWM architecture and its accurate

small-signal model. The general architecture together with the proposed design approach addresses the issue of operating-point dependence while introducing additional parameters to shape the small-signal transfer function. Preliminary *multi-sampling* architectures in [26] and [28] struggled to maintain negligible operating-point dependence, especially as the number of samples per period increases. Differently, the general model and the methodology developed in this manuscript allow for precise design and fine-tuning of operating point dependence across generic N_{smp1} values.

The small-signal behavior is validated through several experimental measurements. This validation highlights the remarkable accuracy of the proposed models even in the presence of synchronization mechanisms. The developed architecture significantly diminishes operating-point dependence, offering a multi-sampling DPWM that consistently ensures a high-frequency phase boost. To demonstrate this, experimental load-step variations are analyzed on laboratory prototypes of a multi-loop voltage-controlled dc-ac single-phase voltage-source inverter and dc-dc synchronous Buck converter. The final results demonstrate that the developed architectures de-

TABLE II: Main parameters of the multi-loop voltage controlled single-phase voltage source inverter.

Output Power	1 kW
DC-Link Voltage	200 V
Output Voltage	110 Vrms (VSI), 130 V (Buck)
Output Capacitance	25 μ F
Nominal output Load	13.5 Ω (VSI), 16 Ω (Buck)
Output Frequency	50 Hz (VSI)
Inductance	120 μ H
Inductance ESR	15 m Ω
Multi-Sampling Factor	$N_{\text{smp}} = 4$ (VSI), 8 (Buck)
Inner Current-Loop Phase-Margin	51° (VSI), 51° (Buck)
Inner Current-Loop Bandwidth (ADE)	6 kHz (VSI), 5.5 kHz (Buck)
Inner Current-Loop Bandwidth (TTE)	5.5 kHz (VSI), 5 kHz (Buck)
Outer Voltage-Loop Phase-Margin	42° (VSI), 46° (Buck)
Outer Voltage-Loop Gain-Margin	8 dB (VSI), 8.5 dB (Buck)
Outer Voltage-Loop Bandwidth (ADE)	2.6 kHz (VSI), 2.9 kHz (Buck)
Outer Voltage-Loop Bandwidth (TTE)	1.9 kHz (VSI), 1.9 kHz (Buck)

liver superior dynamic performance compared to state-of-the-art *multi-sampling* DPWMs based on trailing triangle edge carriers.

REFERENCES

- [1] C. Buccella, C. Cecati, and H. Latafat, "Digital control of power converters—a survey," *IEEE Transactions on Industrial Informatics*, vol. 8, no. 3, pp. 437–447, 2012.
- [2] S. Buso and P. Mattavelli, *Digital Control in Power Electronics*, 2nd ed., 2015.
- [3] K. Sozański, *Digital Signal Processing in Power Electronics Control Circuits*, 2nd ed. Springer, 2013.
- [4] L. Corradini, D. Maksimović, P. Mattavelli, and R. Zane, *Digital Control of High-Frequency Switched-Mode Power Converters*, 2015.
- [5] S. Saggini, F. Iob, G. Segatti, C. Nan, and Q. Wang, "Multi-frequency trans-inductor voltage regulator," in *2023 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2023, pp. 2156–2162.
- [6] S. Bari, Q. Li, and F. C. Lee, "Inverse charge constant on-time control with ultrafast transient performance," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 9, no. 1, pp. 68–78, 2021.
- [7] W.-C. Liu, C.-H. Cheng, C. C. Mi, and P. P. Mercier, "A novel ultrafast transient constant on-time buck converter for multiphase operation," *IEEE Transactions on Power Electronics*, vol. 36, no. 11, pp. 13 096–13 106, 2021.
- [8] A. Kelly and K. Rinne, "High resolution dpwm in a dc-dc converter application using digital sigma-delta techniques," in *2005 IEEE 36th Power Electronics Specialists Conference*, 2005, pp. 1458–1463.
- [9] A. de Castro and E. Todorovich, "High resolution fpga dpwm based on variable clock phase shifting," *IEEE Transactions on Power Electronics*, vol. 25, no. 5, pp. 1115–1119, 2010.
- [10] T. Nussbaumer, M. L. Heldwein, G. Gong, S. D. Round, and J. W. Kolar, "Comparison of prediction techniques to compensate time delays caused by digital control of a three-phase buck-type pwm rectifier system," *IEEE Transactions on Industrial Electronics*, vol. 55, no. 2, pp. 791–799, 2008.
- [11] R. Cvetanovic, G. Bonanno, A. Comacchio, H. Abedini, D. Biadene, and P. Mattavelli, "High frequency passivity properties of grid-connected admittance with double-sampling asymmetric dual-edge modulator," *IEEE Open Journal of Power Electronics*, pp. 1–10, 2022.
- [12] L. Corradini, P. Mattavelli, E. Tedeschi, and D. Trevisan, "High-bandwidth multisampled digitally controlled dc–dc converters using ripple compensation," *IEEE Transactions on Industrial Electronics*, vol. 55, no. 4, pp. 1501–1508, 2008.
- [13] L. Corradini, P. Mattavelli, and S. Saggini, "Elimination of sampling-induced dead bands in multiple-sampled pulsewidth modulators for dc–dc converters," *IEEE Transactions on Power Electronics*, vol. 24, no. 11, pp. 2661–2665, 2009.
- [14] I. Z. Petric, P. Mattavelli, and S. Buso, "Investigation of nonlinearities introduced by multi-sampled pulsewidth modulators," *IEEE Transactions on Power Electronics*, vol. 37, no. 3, pp. 2538–2550, 2022.
- [15] I. Z. Petric, P. Mattavelli, and S. Buso, "Feedback noise propagation in multisampled dc–dc power electronic converters," *IEEE Transactions on Power Electronics*, vol. 37, no. 1, pp. 150–161, 2022.
- [16] Z. Zhou, Z. Liu, L. Guo, J. Wang, and J. Liu, "Accurate modeling and elimination of double vertical crossing in multi-sampled digital-controlled buck converters," *IEEE Transactions on Power Electronics*, vol. 38, no. 7, pp. 8165–8176, 2023.
- [17] L. Corradini, E. Orietti, P. Mattavelli, and S. Saggini, "Digital hysteretic voltage-mode control for dc–dc converters based on asynchronous sampling," *IEEE Transactions on Power Electronics*, vol. 24, no. 1, pp. 201–211, Jan. 2009.
- [18] L. Corradini, A. Bjelečić, R. Zane, and D. Maksimović, "Fully digital hysteretic modulator for dc–dc switching converters," *IEEE Transactions on Power Electronics*, vol. 26, no. 10, pp. 2969–2979, 2011.
- [19] S. Saggini, P. Mattavelli, G. Garcea, and M. Ghioni, "A mixed-signal synchronous/asynchronous control for high-frequency DC-DC boost converters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, 2008.
- [20] S. C. Huerta, P. Alou, O. Garcia, J. A. Oliver, R. Prieto, and J. Cobos, "Hysteretic mixed-signal controller for high-frequency dc–dc converters operating at constant switching frequency," *IEEE Transactions on Power Electronics*, vol. 27, no. 6, pp. 2690–2696, 2012.
- [21] J. Chen, A. Prodic, R. Erickson, and D. Maksimovic, "Predictive digital current programmed control," *IEEE Transactions on Power Electronics*, vol. 18, no. 1, pp. 411–419, 2003.
- [22] Y. A.-R. I. Mohamed and E. F. El-Saadany, "Robust high bandwidth discrete-time predictive current control with predictive internal model—a unified approach for voltage-source pwm converters," *IEEE Transactions on Power Electronics*, vol. 23, no. 1, pp. 126–136, 2008.
- [23] J. Rodriguez, J. Pontt, C. A. Silva, P. Correa, P. Lezana, P. Cortes, and U. Ammann, "Predictive current control of a voltage source inverter," *IEEE Transactions on Industrial Electronics*, vol. 54, no. 1, pp. 495–503, 2007.
- [24] P. Mattavelli, "An improved deadbeat control for ups using disturbance observers," *IEEE Transactions on Industrial Electronics*, vol. 52, no. 1, pp. 206–212, 2005.
- [25] G. Bonanno and L. Corradini, "Digital predictive current-mode control of three-level flying capacitor buck converters," *IEEE Transactions on Power Electronics*, vol. 36, no. 4, pp. 4697–4710, 2021.
- [26] A. Comacchio, G. Bonanno, A. Hossein, P. Mattavelli, and M. Corradini, "A digital dual-edge modulator for dynamic performance improvement of multi-loop controlled vsr," *IEEE Transactions on Industrial Electronics*, 2022.
- [27] G. Bonanno, A. Comacchio, P. Mattavelli, and M. Corradini, "Asymmetric dual-edge digital pulsewidth modulator with an intrinsic derivative action," *IEEE Transactions on Power Electronics*, vol. 38, no. 1, pp. 304–315, 2023.
- [28] G. Bonanno, A. Comacchio, and P. Mattavelli, "Multi-sampling asymmetric dual-edge digital pulse-width modulator," *2023 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2023.
- [29] G. Ripamonti, S. Saggini, L. Corradini, R. Rizzolatti, F. Faccio, S. Michelis, A. Koukab, and M. Kayal, "A Dual-Edge Pulsewidth Modulator for Fast Dynamic Response DC-DC Converters," *IEEE Trans. Power Electron.*, vol. 34, no. 1, 2019.
- [30] Y. Huang, C. Cheung, and K. V. A. Jayaprakash, "Small signal modeling of dual-edge pwm modulator with fixed clock frequency," in *2017 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2017, pp. 1047–1053.
- [31] Y. Huang and C. Cheung, "Small signal modeling of the hysteretic modulator with a current ripple synthesizer," in *2016 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2016, pp. 1616–1623.
- [32] I. Z. Petric, R. Cvetanovic, P. Mattavelli, and S. Buso, "Models for stationary noise propagation in multi-sampled pwm power electronic

control systems with decimation,” *IEEE Transactions on Power Electronics*, vol. 38, no. 9, pp. 10 766–10 781, 2023.



Giovanni Bonanno Giovanni Bonanno (Member, IEEE) received the M.S. degree in electronic engineering in 2017 from the University of Padova, Padova, Italy. From December 2017 to May 2018, he was a research fellow with the University of Padua for the project: “Study and development of current control techniques in multilevel dc-dc converters for automotive applications”. From May 2018 to October 2018, he was a Mixed-Signal Design Engineer with Infineon Technologies AG. He discussed his Ph.D. defense in March 2022. The Ph.D. project was

centered on the application and the generalized closed-loop stability analysis of the digital-predictive current-mode control for multi-level flying-capacitor converters. From October 2021 to February 2023, he was a Postdoc Research Fellow with the University of Padua, in Vicenza, at the Department of Management and Engineering with the project “Advanced Control Techniques for Bidirectional Power Converters in Renewable Energy Systems”. He is currently working as a Research Fellow with the University of Padua. His research interests include the design and the analytical modeling of power converters and digital controls.



Andrea Comacchio Andrea Comacchio was born in Conegliano (TV), Italy, in 1995. He received the B.S. and M.S. degrees in electronic engineering from the University of Padova, Padova, Italy, in 2018 and 2021, respectively. He is currently working with a research scholarship with Power Electronics Group, Department of Management and Engineering, University of Padova, Padova, Italy. His research interests include modeling and digital control of power converters and inverters.



Paolo Mattavelli Paolo Mattavelli (S'95, A'96, M'00, SM'10, F'14) received the MS degree (with honors) and the Ph. D. degree in electrical engineering from the University of Padova (Italy) in 1992 and in 1995, respectively. From 1995 to 2001, he was a researcher at the University of Padova. From 2001 to 2005 he was an associate professor the University of Udine, where he led the Power Electronics Laboratory. In 2005 he joined the University of Padova in Vicenza with the same duties. From 2010 to 2012 he was with the Center for Power

Electronics Systems (CPES) at Virginia Tech. He is currently a professor with the University of Padova. His major field of interest includes analysis, modeling and analog and digital control of power converters, grid-connected converters for renewable energy systems and micro-grids, high-temperature, and high-power density power electronics. In these research fields, he has been leading several industrial and government projects. His current google scholar h-index is 81. From 2003 to 2012 he served as an Associate Editor for IEEE Transactions on Power Electronics. From 2005 to 2010 he was the IPCC (Industrial Power Converter Committee) Technical Review Chair for the IEEE Transactions on Industry Applications. For terms 2003-2006, 2006-2009 and 2013-2015 he has been a member-at-large of the IEEE Power Electronics Society's Administrative Committee. He also received in 2005, 2006, 2011 and 2012 the Prize Paper Award in the IEEE Transactions on Power Electronics and in 2007, the 2nd Prize Paper Award at the IEEE Industry Application Annual Meeting. He is an IEEE Fellow and Co-Editor in Chief for the IEEE Transactions on Power Electronics.