

Single-Stage Non-Isolated Multiport Y-Converter for Interlinking 400 V DC Microgrids With the Three-Phase AC Grid

AHMED Y. FARAG ¹ (Graduate Student Member, IEEE), DAVIDE BIADENE ² (Member, IEEE), TOMMASO CALDOGNETTO ³ (Senior Member, IEEE), AND PAOLO MATTAVELLI ⁴ (Fellow, IEEE)

Department of Management and Engineering, University of Padova, 35122 Vicenza, Italy

CORRESPONDING AUTHOR: AHMED Y. FARAG (e-mail: ahmedyahiafarag.abdelfattah@phd.unipd.it).

This work was supported by European Union's Horizon Europe Research and Innovation Programme through Project "iPLUG" under Grant 101069770.

ABSTRACT The integration of dc microgrids (MGs) into distribution networks offers a promising solution to address the growing demand for electric energy by facilitating the incorporation of renewable energy sources and energy storage systems. To ensure sustained and reliable operation, dc MGs are commonly linked to utility grids through interlinking converters. However, with the increasing adoption of small-scale dc MGs for residential and commercial applications, the traditional approach of using a dedicated converter for each MG can significantly increase system size and cost. This paper proposes a single-stage non-isolated multiport converter (MPC) to interface the three-phase ac grid with 400 V dc MGs. The MPC enables direct power sharing between dc MGs, minimizes the dependence on the ac grid, and enhances the efficiency and power density of the power electronic interface compared to using multiple two-port converters. The motivations for the proposed converter include its single-stage power conversion among different ports, potentially leading to enhanced efficiency and power density. Furthermore, the absence of bulky intermediate dc-link capacitors and transformers in the proposed topology contributes to improved power density and reduced costs. Although designed for 400 V dc MGs in this study, the proposed MPC boasts buck-boost capability and bidirectional power flow at all ports, independent of the dc ports' voltage, providing the flexibility to directly interface with a wide range of dc systems. The performance of the converter is assessed through experimental tests under various operating conditions.

INDEX TERMS AC-DC power conversion, Multiport converters, Single-stage converters, Three-phase modular converters, Three-phase bidirectional rectifiers.

I. INTRODUCTION

The increasing adoption of renewable energy sources (RESs), energy storage systems (ESSs), and electric vehicle charging stations necessitates traditional power systems to accommodate larger capacities and loads. In response, dc microgrids (MGs) are emerging as a viable solution for effectively integrating distributed energy sources and storage systems into existing power systems while meeting local demand [1], [2]. Several studies have investigated the optimal voltage level selection for low-voltage dc MGs [3], [4], [5]. The findings of these studies have identified 400 V dc voltage level as the preferred choice for residential and commercial applications, attributed to its superior overall system efficiency and the need

for fewer power conversion stages when connecting multiple energy sources and loads. To ensure sustained and reliable operation, dc MGs are often interconnected with utility grids through a bidirectional power converter called interlinking converter (ILC). This converter enables the power exchange between the dc MGs and the utility grid, helping maintain the power balance within the dc MGs.

Both isolated and non-isolated converters have been explored in the literature for interfacing the ac grid with the dc MG [6], [7]. To enhance the efficiency and power density of the power electronic interface, non-isolated converters are preferred [8], particularly since galvanic isolation is not mandatory according to relevant standards [9], [10].

54 A. TWO-PORT INTERLINKING CONVERTERS

55 When integrating 400 V dc MG with the European low-
 56 voltage (LV) three-phase ac grid, which operates at a line-to-
 57 line voltage of 400 V_{rms}, buck-type three-phase converters are
 58 commonly employed to establish a single-stage power inter-
 59 face [11]. Several optimized buck-type converters have been
 60 proposed in the literature to serve as ILCs, including current
 61 source converters (CSCs) in both six-switch and seven-switch
 62 configurations [12], [13]. The bidirectional power flow capa-
 63 bility for the CSCs can be attained through an inverting
 64 link [14]. Additionally, other notable options include the
 65 Swiss converter [15], the integrated active filter converter [16],
 66 and the Y-converter [17], [18]. Previous studies demonstrated
 67 that the Y-converter potentially achieves superior overall per-
 68 formance among buck-type converters [19], [20], [21].

69 Besides the single-stage buck-type converter, two-stage
 70 converters can offer an alternative for interfacing 400 V dc
 71 MGs with the LV ac grid [22]. In these two-stage converters, a
 72 cascaded connection of either two-level or three-level voltage
 73 source converters (VSCs) and a dc-dc step-down converter is
 74 employed. While VSCs are renowned for their simple struc-
 75 ture, control, and high power density, the two-stage solution is
 76 less favorable, as the inclusion of an extra power conversion
 77 stage and the necessity for intermediate dc-link capacitors
 78 result in a degradation of the overall efficiency and power
 79 density of the ILC [20], [23].

80 B. MULTIPORT INERLINKING CONVERTERS: MOTIVATIONS 81 AND STRUCTURES

82 The rising popularity of dc MGs in residential and commercial
 83 settings, as discussed in [24], has prompted a reassessment
 84 of conventional approaches to grid interfacing. Traditionally,
 85 each MG would utilize a dedicated converter for connection to
 86 the grid [6], a practice that often leads to larger system sizes
 87 and higher costs. In response to these challenges, multiport
 88 converters (MPCs) have emerged as promising and efficient
 89 solutions [25], [26]. MPCs offer an effective approach by
 90 integrating multiple energy ports into a single hub, thereby
 91 providing a more streamlined and potentially cost-effective
 92 solution. Fig. 1 depicts the proposed concept of using a single
 93 MPC to interface the utility grid with multiple dc MGs.

94 MPCs offer a multifaceted solution beyond mere cost and
 95 size reduction compared to the conventional multi-converter
 96 approach. They introduce enhanced flexibility and resilience
 97 by enabling direct power exchange between various ports.
 98 When utilized to link dc MGs with the ac grid, MPCs
 99 empower dc MGs to exchange power directly through the con-
 100 verter, reducing dependence on the utility grid. This strategic
 101 integration opens avenues for optimizing power flow among
 102 different energy ports and maximizing the utilization and shar-
 103 ing of RESs and ESSs within the dc MGs, thereby improving
 104 the overall performance of the system.

105 In the literature, various MPCs have been proposed to es-
 106 tablish a direct interface between three-phase ac grids and dc
 107 systems. These MPCs can be categorized into three groups




FIGURE 1. Integration of two dc MGs with the ac grid: (a) Utilizing two-port converters; (b) Utilizing a Multiport converter.




FIGURE 2. Different MPC structures for interfacing dc systems with the ac grid: (a) dc-coupled MPCs; (b) Magnetically-coupled MPCs; (c) Modified MPC structures.

108 based on the structure of the converter topology, as illus- 108
 109 trated in Fig. 2: dc-link coupled MPCs, magnetically coupled 109
 110 MPCs, and modified MPC structures. DC-link coupled MPCs, 110
 111 depicted in Fig. 2(a), are formed by interconnecting con- 111
 112 ventional two-port ac-dc and dc-dc converters to a common 112
 113 intermediate dc-link capacitor. This approach has been widely 113

studied in various applications. For instance, in the field of PV generation, dc-link coupled MPCs have been explored to form a modular PV generation system based on a dc bus architecture [27]. Additionally, they have been investigated for the implementation of soft open points (SOPs) in distribution networks, where they enhance flexibility and increase the hosting capacity by integrating RESs and ESSs in multi-terminal SOPs [28], [29], [30]. Furthermore, dc-link coupled MPCs have been utilized for integrating RESs and ESSs into the ac grid [31].

While dc-link coupled MPCs are utilized in various applications, they suffer from significant drawbacks. As the power flow among the ports undergoes a two-stage power conversion, the efficiency of the MPC is potentially degraded. Additionally, the reliance on a common bulky intermediate dc-link capacitor [32], as depicted in Fig. 2(a), increases the size of the MPC and may introduce reliability concerns [33]. Any failure or degradation of the capacitor can disrupt the operation of the entire converter. Moreover, dc-link voltage regulation may be critical, especially when power fluctuations occur at one of the ports, making prompt and robust control of the dc-link voltage crucial [28], [34].

Magnetically coupled MPCs, illustrated in Fig. 2(b), incorporate magnetic coupling elements such as high-frequency (HF) transformers and coupled inductors in the converter topology for the power transfer between the ports. In [35], [36], [37], partially isolated MPCs based on dual three-phase active bridges are introduced in three-port and four-port configurations. Another approach is demonstrated in [38], [39], where an MPC combines a VSC with three-phase or single-phase converters through three HF transformers. A three-phase center-tapped HF transformer is proposed in [40] to connect two VSCs. Coupled inductors are adopted in [41] to develop a three-port inverter, while in [42], a multi-winding HF transformer is utilized to couple ac and dc ports.

The incorporation of HF transformers and coupled inductors adds to the overall complexity of the converter topology, necessitating customized and optimized designs [43]. Additionally, the presence of these magnetic components increases the volume of the MPC and introduces additional power losses, leading to reduced overall efficiency and power density of the MPC.

To address the limitations of both the dc-link coupled and magnetically coupled MPCs, modified MPC structures, displayed in Fig. 2(c), have been developed. These modifications involve transforming two-port converters into MPCs without relying on dc-link capacitors or magnetic coupling. In [44], multilevel inverters are employed as multisource inverters, adopting classic multilevel inverter structures. However, these MPCs were originally proposed for multisource inverters, and therefore, bidirectional power flow control at all ports is not fully explored, with only limited operating modes considered [45]. Moreover, the power delivered to each port depends on the voltage ratio of the dc ports, limiting their applicability as multiport interlinking converters, especially for interfacing directly with 400 V dc systems [46]. Another MPC converter,

based on the two-level VSC, is presented in [47], where each leg is simultaneously used as a buck-boost converter. However, this converter also presents constraints in the power flow and the output voltage operating range, preventing direct connection to 400 V dc systems.

C. PROPOSED CONVERTER

This paper introduces a single-stage non-isolated MPC, named the multiport Y-converter (Y-MPC), designed to link the three-phase ac grid with 400 V dc MGs. Building upon the Y-converter, renowned for its superior performance as a buck-type ILC [21], the proposed Y-MPC extends its capabilities into a multiport ILC, facilitating direct power exchange between dc MGs. In applications, this enhancement aims to bolster flexibility and resilience, reduce reliance on the ac grid, and optimize the utilization and sharing of RESs and ESSs within the dc MGs. The proposed converter offers several advantages, including single-stage power conversion among different ports, potentially leading to enhanced efficiency and power density. Furthermore, the absence of bulky intermediate dc-link capacitors and HF transformers in the proposed topology favors power density and reduces costs. While designed for 400 V dc MGs in this study, the proposed MPC presents buck-boost capability and bidirectional power flow at all ports, independent of the dc ports' voltage. This feature provides the flexibility to directly interface with a wide range of dc systems.

The rest of the paper is structured as follows: Section II offers a comprehensive discussion on the converter's operation, Section III includes an evaluation of the proposed converter compared to using two Y-converters to interface the MGs in terms of semiconductor losses. Section IV presents the converter's control structure and modulation techniques, and Section V showcases the experimental results at various operating conditions. Finally, Section VI reports the conclusion.

II. PROPOSED MULTIPORT Y-CONVERTER

A. DERIVATION AND OPERATION PRINCIPLE

The proposed multiport converter topology is derived from the Y-converter, as depicted in Fig. 3(a), transforming it from a two-port configuration into a multi-port structure capable of connecting multiple dc ports to a three-phase ac grid, as illustrated in Fig. 3(b). Initially, the two-port Y-converter comprised three four-switch buck-boost modules [17], [48]. Alternatively, in the proposed converter, each module is expanded into a six-switch dc-dc converter. Considering the structure of a three-port converter, the upgraded design includes a shared buck half-bridge and two boost half-bridges, establishing connections to the dc ports. Notably, the configuration is potentially adaptable to additional dc ports by incorporating one boost converter into each module for every extra dc port, thus maintaining scalability.

Similar to the two-port Y-converter, the three modified modules are interconnected at a central point denoted as m ,




FIGURE 3. A schematic of two-port and multiport Y-converters in a modular form: (a) Two-port Y-converter; (b) The proposed Multiport Y-converter.

222 serving as the neutral point for the Y-connection of the modules.
 223 Since each module functions as a dc-dc converter, main-
 224 taining a non-negative voltage on the ac side of the module
 225 ($v_{\{a,b,c\}m} \geq 0$ V) is crucial. To achieve this, an offset voltage is
 226 required between the grid's neutral point n and m . A constant
 227 offset voltage (V_{off}) is then applied, which must exceed the
 228 peak value of the ac grid phase voltage (\hat{V}_m). The ac-side
 229 voltages v_{am} , v_{bm} , and v_{cm} can be expressed as follows:

$$v_{xm}(t) = v_x(t) + V_{off} = \hat{V}_m \sin(\omega t + \theta_x) + V_{off} \quad (1)$$

230 where v_x , with $x = (a, b, c)$, represents the ac grid phase
 231 voltages, ω denotes the ac grid frequency in rad/s, and θ_x
 232 signifies the respective phase angles of v_x .

233 Since V_{off} also represents the common-mode voltage
 234 (CMV) of the converter, the fixed CMV is an additional
 235 advantage of the proposed topology. While CMV can pose
 236 a threat to overall system performance by inducing leakage
 237 current through parasitic capacitances to ground and causing
 238 electromagnetic interference (EMI) in the high-frequency
 239 range [49], the fixed CMV in the proposed topology min-
 240 imizes these issues as the leakage current flowing through
 241 parasitic capacitances is significantly reduced.

242 The analysis of the converter is presented by considering
 243 a single module (module a), as depicted in Fig. 4, and it
 244 similarly applies to the other modules as well. This module




FIGURE 4. Module a of the proposed converter.

245 consists of the two inductors L_1 and L_2 along with three
 246 half-bridges: one on the ac side, labeled as Bu_a , and the
 247 others on the dc sides, labeled as Bo_{a1} and Bo_{a2} . Although
 248 this article mainly focuses on interfacing 400 V dc systems,
 249 the subsequent analysis is generalized for arbitrary values of
 250 V_{dc1} and V_{dc2} . Additionally, it is assumed that at least one of
 251 the dc ports' voltage is lower than the peak of the ac side
 252 voltage ($\hat{V}_m + V_{off}$), and V_{dc1} is lower than V_{dc2} . Based on
 253 these assumptions, the Bu_a and Bo_{a1} half-bridges are under
 254 control, ensuring that only one of them is modulated at any
 255 given moment, while the other remains clamped based on
 256 the values of v_{am} and V_{dc1} , whereas Bo_{a2} will be modulated
 257 continuously.

B. ANALYSIS AND FUNDAMENTAL RELATIONS

1) BUCK MODE

258 When v_{am} exceeds V_{dc1} , module a operates in buck mode.
 259 In this mode, the Bu_a half-bridge switches, while the Bo_{a1}
 260 half-bridge is clamped with S_{a3} on and S_{a4} off, as illustrated
 261 in Fig. 5(a). Simultaneously, the Bo_{a2} half-bridge operates
 262 with a fixed duty cycle, depending on the ratio between V_{dc1}
 263 and V_{dc2} . The duty cycles of S_{a1} and S_{a5} , denoted as d_{Bu_a}
 264 and $d_{Bo_{a2}}$, respectively, can be calculated using the following
 265 equations:
 266
 267

$$d_{Bu_a}(t) = \frac{V_{dc1}}{v_{am}(t)} = \frac{V_{dc1}}{\hat{V}_m \sin(\omega t) + V_{off}} \quad (2)$$

$$d_{Bo_{a2}} = \frac{V_{dc1}}{V_{dc2}} \quad (3)$$

268 The ac grid current of phase a , denoted as i_a , is assumed to
 269 be pure sinusoidal and in phase with its corresponding phase
 270 voltage v_a and then can be calculated as follows:

$$\begin{aligned} i_a(t) &= \hat{I}_m \sin(\omega t) = (\hat{I}_{m1} + \hat{I}_{m2}) \sin(\omega t) \\ &= \left(\frac{2P_{dc1}}{3\hat{V}_m} + \frac{2P_{dc2}}{3\hat{V}_m} \right) \sin(\omega t) \end{aligned} \quad (4)$$




FIGURE 5. Operation modes of one module of the proposed converter: (a) Buck mode when $v_{am} > V_{dc1}$; (b) Boost mode when $v_{am} < V_{dc1}$.

where P_{dc1} and P_{dc2} represent the power delivered to dc ports 1 and 2, respectively, while \hat{I}_m denotes the peak phase current. Additionally, \hat{I}_{m1} and \hat{I}_{m2} signify the equivalent reference peak phase current solely due to the power of dc MG#1 and #2, respectively.

The summation of average inductor currents (i.e., $i_{La1,av} + i_{La2,av}$), denoted as $i_{La,av}$, can be derived by applying Kirchhoff's current law (KCL) at the ac input of the module, as follows:

$$i_{La,av}(t) = i_{La1,av}(t) + i_{La2,av}(t) = \frac{i_a(t) - i_{Cf,a}(t)}{d_{Bu_a}(t)} \quad (5)$$

where $i_{Cf,a}$ represents the current through the input capacitor C_f . By neglecting $i_{Cf,a}$, the equation can be simplified as follows:

$$i_{La,av}(t) = \frac{i_a(t)}{d_{Bu_a}(t)} = \frac{\hat{I}_m \sin(\omega t)}{d_{Bu_a}(t)} \quad (6)$$

TABLE 1. Summary of the Basic Equations of the Proposed Converter

Parameter	Equation	Parameter	Equation
v_x	$\hat{V}_m \sin(\omega t + \theta_x)$	v_{xm}	$v_x + V_{off}$
d_{Bu_x}	$\frac{\min(v_{xm}, V_{dc1}, V_{dc2})}{v_{xm}}$	$d_{Bo_{x1}}$	$\frac{\min(v_{xm}, V_{dc1}, V_{dc2})}{V_{dc1}}$
$d_{Bo_{x2}}$	$\frac{\min(v_{xm}, V_{dc1}, V_{dc2})}{V_{dc2}}$	$i_{Lx,av}$	$\frac{\hat{I}_m \sin(\omega t + \theta_x)}{d_{Bu_x}}$
$i_{Lx1,av}$	$\frac{2P_{dc1} \sin(\omega t + \theta_x)}{3\hat{V}_m d_{Bu_x}}$	$i_{Lx2,av}$	$\frac{2P_{dc2} \sin(\omega t + \theta_x)}{3\hat{V}_m d_{Bu_x}}$

Using (4) and (6), $i_{La1,av}$ and $i_{La2,av}$ can be determined as follows:

$$\begin{aligned} i_{La1,av}(t) &= \frac{\hat{I}_{m1} \sin(\omega t)}{d_{Bu_a}} \\ i_{La2,av}(t) &= \frac{\hat{I}_{m2} \sin(\omega t)}{d_{Bu_a}} \end{aligned} \quad (7)$$

2) BOOST MODE

The second mode of operation occurs when v_{am} falls below V_{dc1} . In this mode, module a operates in boost mode. In this mode, the Bo_{a1} half-bridge switches, while the Bu_a half-bridge is clamped with S_{a1} on and S_{a2} off, as depicted in Fig. 5(b). Simultaneously, the Bo_{a2} half-bridge operates with a time-varying duty cycle. The duty cycles of S_{a3} , denoted as $d_{Bo_{a1}}$, and $d_{Bo_{a2}}$ can be calculated using the following equations:

$$d_{Bo_{a1}}(t) = \frac{v_{am}(t)}{V_{dc1}} \quad (8)$$

$$d_{Bo_{a2}}(t) = \frac{v_{am}(t)}{V_{dc2}} \quad (9)$$

Using (7) and given that $d_{Bu_a} = 1$ in this mode, $i_{La1,av}$ and $i_{La2,av}$ can be determined as:

$$\begin{aligned} i_{La1,av}(t) &= \hat{I}_{m1} \sin(\omega t) \\ i_{La2,av}(t) &= \hat{I}_{m2} \sin(\omega t) \end{aligned} \quad (10)$$

The key waveforms for module a of the proposed converter are plotted in Fig. 6. Additionally, the basic characteristic equations of the proposed converter are summarized in Table 1. These equations are applicable to any values of V_{dc1} and V_{dc2} , including the scenario presented in the analysis (where V_{dc1} is lower than V_{dc2}) and also when V_{dc1} is higher than V_{dc2} . The Appendix section presents formulas for calculating the rms current stresses of the Y-MPC inductors and semiconductor devices.

III. TOPOLOGY EVALUATION

This section presents a comprehensive evaluation of semiconductor losses of the proposed converter compared to the use of two separate Y-converters for integrating the two dc MGs with the ac grid. The objective of this evaluation is to demonstrate the advantages of adopting the proposed Y-MPC in enhancing



FIGURE 6. Key waveforms of module a of the proposed converter.

TABLE 2. Parameters of the Proposed Converter

Parameter	Symbol	Value
Rated ac power	$P_{ac,r}$	10 kW
Rated dc power	$P_{dc1,r}, P_{dc2,r}$	5 kW
ac line voltage, frequency	V_{ll}, f_o	400 V, 50 Hz
dc MG voltage	V_{dc1}, V_{dc2}	400 V ($\pm 10\%$)
Switching frequency	f_{sw}	62.5 kHz
Inductance	L_1, L_2	330 μ H

311 the efficiency of the power electronic interface between the ac
 312 grid and the dc MGs. The specifications and ratings guiding
 313 the evaluation are summarized in Table 2. The chosen power
 314 level for the power exchange of each MG is 5 kw, which
 315 is selected for small-scale residential and commercial MGs.
 316 Therefore, two Y-converters rated at 5 kw each are adopted,
 317 while the Y-MPC is rated at 10 kw. The losses of the inductors

318 L_1 and L_2 are not included in the comparison as both solutions
 319 exhibit the same inductor current waveforms, and the same
 320 values of inductors are adopted in both solutions.

321 For both the proposed converter and Y-converter, the ac-
 322 side half-bridges commute at v_{xm} , which reaches a peak
 323 value of $\hat{V}_m + V_{off}$. Since V_{off} must surpass \hat{V}_m , the peak
 324 value is 665 V when V_{off} equals 340 V. Consequently, 1200 V
 325 SiC MOSFETs are chosen for the ac-side half-bridges in both
 326 converters. On the other hand, the dc-side half-bridges operate
 327 at the dc MG voltage (400 V), allowing the use of 650 V SiC
 328 MOSFETs for the dc-side devices in both converters.

329 In this assessment, SiC MOSFETs from Infineon are
 330 utilized. For the dc-side half-bridges, 650 V SiC MOS-
 331 FETs with a nominal on-state resistance R_{ds} of 57m ω
 332 (IMZA65R057M1H) are selected for both converters.
 333 For the ac-side half-bridges, 1200 V SiC MOSFETs
 334 with R_{ds} of 40 m Ω and 20 m Ω (IMZA120R040M1H,
 335 IMZA120R020M1H) are chosen for the Y-converter and the
 336 Y-MPC respectively. This selection is based on the higher
 337 current stresses endured by the ac-side half-bridges in the
 338 Y-MPC, which handle double the rated power and double the
 339 rated current compared to those in the Y-converter. Addition-
 340 ally, the junction temperature T_j of each device is calculated
 341 using PLECS thermal modeling simulations to ensure that
 342 the T_j of every device remains below 120 $^{\circ}$ C for all possible
 343 operating conditions.

344 The semiconductor losses of both converters are evaluated
 345 using PLECS while P_{dc1} and P_{dc2} are swept from -5 kW
 346 to 5 kW, covering all possible operating conditions for the
 347 proposed case study. The calculated semiconductor losses of
 348 both converters are reported in Fig. 7. At the rated power in
 349 rectification mode (i.e., when P_{dc1} and P_{dc2} equal to 5 kW),
 350 the Y-MPC exhibits semiconductor losses equal to 113.9 W,
 351 while the two Y-converters exhibit total semiconductor losses
 352 equal to 110.5 W. At the rated power in inversion mode
 353 (i.e., when P_{dc1} and P_{dc2} equal to -5 kW), the Y-MPC
 354 exhibits semiconductor losses equal to 119.7 W, while the
 355 two Y-converters exhibit total semiconductor losses equal to
 356 117.2 W. Accordingly, both solutions attain almost the same
 357 semiconductor losses at rated power in both rectification and
 358 inversion modes, with slightly higher losses for the Y-MPC,
 359 mainly driven by the increased current stress on the ac-side
 360 half-bridges.

361 Although both converters exhibit similar semiconductor
 362 losses at rated power in both rectification and inversion modes,
 363 the proposed Y-MPC features significantly reduced losses for
 364 most of the operating range, especially at light-load and when
 365 the two dc MGs are directly transferring power between them-
 366 selves. When a dc MG needs to absorb active power while
 367 the other MG presents surplus generation, the Y-MPC enables
 368 direct power sharing between the dc MGs, with the ac grid
 369 involved just to compensate for remaining power needs or
 370 unbalances.

371 For instance, when P_{dc1} and P_{dc2} equal 5 kW and -5 kW
 372 respectively, the Y-MPC allows for direct power transfer from
 373 dc MG#1 to dc MG#2 through the dc-side half-bridges, while




FIGURE 7. Evaluation of the semiconductor losses using PLECS: (a) For two Y-converters at different values of P_{dc1} and P_{dc2} ; (b) Semiconductor losses breakdown of two Y-converters at P_{dc1} equal to 5 kW and different values of P_{dc2} ; (c) For the proposed converter at different values of P_{dc1} and P_{dc2} ; (d) Semiconductor losses breakdown of the proposed converter at P_{dc1} equal to 5 kW and different values of P_{dc2} .

374 the ac-side half-bridges do not exchange the power with the
 375 ac grid. On the other hand, in the two Y-converters, both
 376 ac-side and dc-side half-bridges handle the power, resulting
 377 in increased semiconductor losses compared to the Y-MPC.
 378 At P_{dc1} and P_{dc2} equal to 5 kW and -5 kW, the Y-MPC
 379 exhibits semiconductor losses equal to 66.5 W, while the
 380 two Y-converters exhibit total semiconductor losses equal to
 381 115.3 W, showcasing the significant reduction in semiconduc-
 382 tor losses gained by the proposed Y-MPC.

383 The semiconductor losses breakdown for the two
 384 Y-converters and the Y-MPC is displayed in Fig. 7(a)
 385 and 7(b), respectively, with P_{dc1} set to 5 kW and P_{dc2}
 386 swept from -5 kW to 5 kW. The losses are categorized into
 387 conduction losses of ac-side devices $P_{cond(ac)}$, conduction
 388 losses of dc-side devices $P_{cond(dc)}$, switching losses of ac-side

389 devices $P_{sw(ac)}$, and switching losses of dc-side devices
 390 $P_{sw(dc)}$. The breakdown highlights that the reduction in losses
 391 is attributed to the decrease in conduction and switching
 392 losses of the ac-side devices, achieved by enabling direct
 393 power sharing between dc MG#1 and dc MG#2 through the
 394 proposed Y-MPC (i.e., P_{dc1} and P_{dc2} have opposite signs).

395 The presented evaluations show that the proposed Y-
 396 MPC offers superior performance compared to the two Y-
 397 converters. This enhanced performance includes a reduction
 398 in semiconductor device count from 24 to 18 devices, along
 399 with their corresponding driving circuitry. Additionally, it fa-
 400 cilitates direct power sharing between the dc MGs, which
 401 is beneficial for minimizing dependence on the ac grid and
 402 improving the utilization of energy sources and storage in the
 403 dc MGs. Furthermore, this direct power-sharing contributes to




FIGURE 8. A detailed block diagram illustrating the control structure of the proposed converter: (a) The overall block diagram of the proposed control structure; (b) A detailed description of current controller 1 block; (c) A detailed description of current controller 2 block; (d) A detailed description of Bu_x modulators; (e) A detailed description of Bo_{x1} modulators; and (f) A detailed description of Bo_{x2} modulators.

404 the improved efficiency of the power electronic interface, as
 405 demonstrated in Fig. 7(a) and 7(c), where the larger blue area
 406 in the Y-MPC semiconductor losses plot indicates reduced
 407 losses compared to the two Y-converters across most of the
 408 operating range.

409 Finally, it is worth reporting that, in addition to the
 410 presented comparison between the Y-MPC and the two Y-
 411 converters, a detailed evaluation was conducted in [50] be-
 412 tween the Y-MPC and the dc-link coupled MPC represented
 413 in Fig. 2(a). This latter non-isolated solution was implemented
 414 using a VSC as ac-dc converter and multiple buck converters
 415 as dc-dc converters. The outcome of the comparison shows
 416 that the Y-MPC outperforms the dc-link coupled MPC in
 417 terms of semiconductor losses and size of the magnetic ele-
 418 ments, in addition to not requiring bulky intermediate dc-link
 419 capacitors.

420 IV. CONTROL AND MODULATION

421 This section describes the control and modulation schemes
 422 devised for the proposed converter. Such schemes were em-
 423 ployed in the implemented experimental prototype to collect
 424 the results reported in the next Section V.

425 The operation of the converter is determined based on two
 426 power references P_{dc1}^* and P_{dc2}^* assumed to be assigned to the
 427 dc ports. In practical applications, such power references may
 428 be adjusted by a dc microgrid controller to achieve desired
 429 power balances among the ports, or they may vary based on
 430 the measured voltage level at the dc ports in a droop-like
 431 control fashion.

432 Fig. 8(a) displays the overall control organization. The im-
 433 plementation of the several control sub-blocks is provided
 434 and discussed in the following by referring to Fig. 8(b)–8(f). Con-
 435 sidering Fig. 8(a), the two power references P_{dc1}^* and P_{dc2}^*
 436 are first translated into a power reference P_{ac}^* for the ac port of the
 437 converter, which is actually controlled as a current source to
 438 ensure a regulated power transfer with desired power factor at
 439 the ac port and the exchange of pure sinusoidal currents with
 440 the grid-connected at the port. A second current controller is
 441 employed to regulate the current exchanged at the dc port with
 442 the highest dc voltage.

443 By utilizing (4), P_{ac}^* is translated into the reference peak
 444 phase current, denoted as \hat{I}_m^* , which is subsequently input
 445 to the synchronization stage. The synchronization stage is
 446 responsible for generating sinusoidal grid current references,
 447 denoted as i_x^* , for the grid current control loop, displayed
 448

TABLE 3. Parameters of the PI Controllers Adopted in the Current Control Loops as a Function of the Cross-Over Frequency f_c

Parameter	Symbol	Equation
Proportional gain	K_p	$2\pi f_c L$
Integral gain	K_i	$K_p f_c$

in Fig. 8(b). The ac grid currents are estimated based on measurements of the inductors' currents: by utilizing (6), i_x can be calculated by multiplying $i_{Lx,av}$ by dbu_x . This approach allows the regulation of both the grid and the inductor currents without the need for additional cascaded loops. Subsequently, the reference and feedback currents in the abc frame are controlled by linear regulators in the $\alpha\beta$ frame. The output of the ac grid current controller is directed to the Bu_x modulator and the Bo_{x1} or the Bo_{x2} modulators based on the state of Logic 1 and Logic 2, as indicated in Fig. 8(a). The logic allows the connection of the ac current controller output to the modulator of the dc port with the lowest voltage. For Logic 1, its input 1 is selected when V_{dc1} is lower than V_{dc2} , input 2 is selected otherwise. Logic 2 operates complementarily, connecting input 2 to its output when V_{dc1} is lower than V_{dc2} or input 1 otherwise.

The second current controller in Fig. 8(a) is employed to regulate the power of the dc port with higher voltage. The reference of this controller is determined based on the power reference provided by Logic 2 (i.e., P_{dc2}^* when V_{dc1} is lower than V_{dc2} , P_{dc1}^* otherwise). Subsequently, the power reference is translated into the equivalent reference peak phase current attributable to the port with higher voltage (i.e., \hat{I}_{m2}^* when V_{dc1} is lower than V_{dc2} , it is \hat{I}_{m1}^* otherwise). The reference peak current is fed into the synchronization stage to generate the sinusoidal current references for the current controller. The controller, detailed in Fig. 8(c), employs the reference inductors currents of the dc port with higher voltage, defined using (7) and regulates the inductors currents in the abc frame, to prevent circulating currents in the converter. Similar to the ac grid current controllers, the output of the controllers is directed to either Bo_{x1} or Bo_{x2} modulators based on Logic 1 and Logic 2.

In the experimental verification, proportional-integrative (PI) controllers were used for implementing the current control loops in Fig. 8(b) and 8(c); controller design was based on the modeling reported in [51]. The crossover frequency f_c was set to $f_{sw}/15$. The specifications of the PI controllers are detailed in Table 3, with the assumption that $L_1 = L_2 = L$.

Finally, Fig. 8(d), 8(e), and 8(f) display the modulators for Bu_x , Bo_{x1} , and Bo_{x2} , respectively. These modulators are based on the equations for Bu_x , Bo_{x1} , and Bo_{x2} summarized in Table 1. For all modulators, the instantaneous minimum value of v_{am} , V_{dc1} , and V_{dc2} is defined. After adding the controllers' action, this value is divided by the corresponding dc-link voltage of the modulator's half-bridges to determine the duty cycle.




FIGURE 9. Picture of the experimental prototype of the proposed converter.

TABLE 4. SiC Devices and Passive Components Utilized in the Experimental Prototype

	Parameter	Symbol	Value
ac-side SiC MOSFET	Part number	UF4SC120023K4S	
	Voltage	V_{DS}	1200 V
	On-state resistance	R_{DS}	23 m Ω
dc-side SiC MOSFET	Part number	C2M0080120D	
	Voltage	V_{DS}	1200 V
	On-state resistance	R_{DS}	80 m Ω
Inductor parameters	Inductor	L_1, L_2	330 μ H
	Core part number	Fluxsan FS-301026-2	
	Inductor dc resistance	R_{Ldc}	21 m Ω
Input filter	Inductor	L_f	1.2 mH
	Capacitor	C_f	10 μ F

V. EXPERIMENTAL RESULTS

Fig. 9 illustrates the experimental prototype of the Y-MPC, serving to validate the converter's operation and confirm the correctness of the presented waveforms. The Y-MPC prototype is constructed by combining six Imperix half-bridge power modules PEB8024 with C2M0080120D SiC MOSFETs for the dc-side half-bridges, while the ac-side half-bridges are implemented with UF4SC120023K4S SiC MOSFETs featuring lower R_{ds} compared to the dc-side devices due to higher current stresses. Control of the prototype is achieved using two synchronized B-box controllers in a master-slave configuration. Bidirectional ac and dc power supplies are employed to emulate the ac grid and dc MGs. L_1 and L_2 are implemented using 330 μ H inductors, and a single-stage input filter is utilized with $L_f = 1.2$ mH and $C_f = 10$ μ F. The specifications of the SiC devices and passive components utilized are summarized in Table 4.




FIGURE 10. Experimental waveforms of the proposed converter with V_{dc1} and V_{dc2} are set to 360V and 400V under different values of P_{dc1} and P_{dc2} : (a) P_{dc1} and P_{dc2} both equal to 3 kW; (b) P_{dc1} and P_{dc2} equal to 3 kW and 0 kW, respectively; (c) P_{dc1} and P_{dc2} equal to 3 kW and -3 kW, respectively; and (d) P_{dc1} and P_{dc2} equal to -3 kW and -3 kW, respectively.

512 To capture the experimental waveforms, an 8-channel oscilloscope is employed to directly measure and display the
 513 quantities: v_a , v_b , v_{am} , i_a , i_b , i_c , i_{La1} , and i_{La2} . The voltage v_c is also displayed and calculated mathematically using
 514 the oscilloscope's internal math functions, as the imposed ac voltages are balanced (i.e., $v_c = -v_a - v_b$). Additionally, the
 515 Dewesoft SIRIUS XHS high-speed data acquisition system is employed to accurately measure the prototype's efficiency.
 516

517
 518
 519
 520 Experimental waveforms of the Y-MPC prototype are presented in Fig. 10 to showcase its performance under different
 521 operating conditions. For the presented operating points, V_{dc1} and V_{dc2} are set to 360 V and 400 V, respectively, with the ac
 522 grid voltage set to its rated value. Additionally, P_{dc1} is fixed at 3 kW. The first operating point is displayed in Fig. 10(a),
 523 where P_{dc2} equals 3 kW so both MGs are absorbing power from the ac grid. As evident from the waveforms, the ac
 524 currents are sinusoidal and well-synchronized with the ac
 525
 526
 527
 528




FIGURE 11. Calculated losses breakdown of the experimental prototype at P_{dc1} and P_{dc2} both equal to 3 kW.

529 voltages, resulting in a measured power factor equal to 0.99.
 530 The measured efficiency of the prototype at this operating
 531 point equals 94.75%.




FIGURE 12. Experimental waveforms illustrating the transient behavior of the experimental prototype: (a) P_{dc1} equal to 3 kW and P_{dc2} increased from 0.3 kW to 3 kW; (b) P_{dc1} equal to 3 kW and P_{dc2} decreased from 3 kW to 0.3 kW; (c) P_{dc1} equal to 3 kW and P_{dc2} changed from 3 kW to -3 kW; (d) P_{dc1} equal to -3 kW and P_{dc2} changed from -0.3 kW to -3 kW.

The second operating point is presented in Fig. 10(b), where P_{dc2} is controlled to zero, representing the case when the power balance in dc MG#2 is attained only by its RESs, ESSs, and loads. In this case, only MG#1 absorbs power from the ac grid. To ensure zero power delivered to dc MG#2, i_{Lx2} is controlled to have an average low-frequency component set to zero. Therefore, in the presented waveforms, i_{La2} has only the high-frequency ripple component, resulting in no power for dc MG#2. The waveform i_{La1} remains the same as in the first operating point due to the fixed value of P_{dc1} . The measured efficiency of the prototype at this operating point equals 94.63%.

In the third operating point, depicted in Fig. 10(c), P_{dc2} is controlled to equal -3 kW. This case represents when dc MG#2 has an excess of power generation, allowing it to meet the power demand of dc MG#1 directly through the Y-MPC, and hence no active power is drawn from the ac grid. In the

presented waveforms, i_{La2} is inverted with respect to i_{La1} due to the different direction of power flow of the dc MGs. Additionally, as there is no active power drawn from the ac grid, the ac grid currents are minimized, and only the current due to the reactive power drawn by C_f flows. The measured efficiency of the prototype at this operating point equals 95.71%.

In the last operating point, shown in Fig. 10(d), both P_{dc1} and P_{dc2} are set to -3 kW. This case represents when both dc MGs have a surplus power generation that is fed to the ac grid. In the presented waveforms, the ac grid currents are inverted with respect to their corresponding ac voltages, indicating the power flow direction to the ac grid. The measured efficiency of the prototype at this operating point equals 94.73%.

The calculated power loss breakdown for the experimental prototype, with both P_{dc1} and P_{dc2} set to 3 kW, is presented in Fig. 11. The losses are grouped as *i*) conduction and switching losses of semiconductor devices denoted as P_{cond} and P_{sw} ,

566 *ii*) core and copper losses of the main inductors denoted as
 567 $P_{core}(L_1, L_2)$ and $P_{cu}(L_1, L_2)$, and *iii*) copper losses of the
 568 input filter denoted as $P_{cu}(L_f)$. The calculated losses indicate
 569 that total semiconductor losses represent 55.7% of the total
 570 losses, while the losses in the main inductors account for
 571 26.1% of the total losses. The term “other losses” includes
 572 losses not specifically calculated, such as those in the connec-
 573 tions between modules, PCB losses, capacitor losses, etc., as
 574 well as the mismatch between the calculated and actual losses.

575 The transient behavior of the Y-MPC prototype is examined
 576 under various conditions. In Fig. 12(a), the converter initially
 577 operates with P_{dc1} and P_{dc2} equal to 3 kW and 0.3 kW, re-
 578 spectively. P_{dc2} is then increased from 0.3 kW to 3 kW while
 579 keeping P_{dc1} constant. In Fig. 12(b), P_{dc2} is decreased from
 580 3 kW to 0.3 kW with P_{dc1} kept constant at 3 kW. In Fig. 12(c),
 581 P_{dc2} is changed from 3 kW to -3 kW with P_{dc1} kept con-
 582 stant at 3 kW, causing P_{ac} to drop from 6 kW to 0 kW. In
 583 Fig. 12(d), P_{dc2} is changed from -0.3 kW to -3 kW with P_{dc1}
 584 kept constant at -3 kW. The experimental results illustrate
 585 the change in i_{La2} to deliver the required P_{dc2} , while i_{La1}
 586 remains unaffected by the change in P_{dc2} , validating the power
 587 decoupling feature of the proposed converter and its ability to
 588 regulate the power flow to the dc MG#2 without causing a
 589 disturbance to the power flow of dc MG#1.

590 VI. CONCLUSION

591 This paper proposes a single-stage non-isolated MPC for
 592 interlinking the three-phase ac grid with 400 V dc MGs.
 593 Adopting an MPC for interlinking the dc MGs with the ac
 594 grid facilitates direct power sharing between the dc MGs,
 595 minimizing dependence on the ac grid, and improving the
 596 utilization of RESs and ESSs in the dc MGs compared to
 597 the conventional method of employing dedicated converters
 598 for each MG. The key motivations for the proposed converter
 599 include its ability to achieve single-stage power conversion
 600 among various ports, potentially leading to improved effi-
 601 ciency and power density. Moreover, the absence of bulky
 602 intermediate dc-link capacitors and HF transformers in the
 603 proposed topology contributes to enhanced power density and
 604 cost reduction. Additionally, although this study focuses on
 605 400 V dc MGs, the proposed MPC offers buck-boost capabil-
 606 ity and bidirectional power flow across all ports, regardless of
 607 the dc ports' voltage, enabling direct interfacing with a broad
 608 spectrum of dc systems. The analysis and performance of the
 609 converter are thoroughly evaluated through experimental tests
 610 conducted under diverse operating conditions.

611 APPENDIX

612 CURRENT STRESS FORMULAS FOR INDUCTORS AND 613 SEMICONDUCTOR DEVICES

614 This appendix summarizes formulas for calculating the rms
 615 current stresses of the Y-MPC inductors and semiconductor
 616 devices. These formulas can aid in properly sizing and sel-
 617 ecting different components, calculating power losses, and
 618 deriving information useful for further comparisons with other
 619 topologies. The following equations are valid for any values

of V_{dc1} and V_{dc2} , as long as at least one of them is lower than
 620 650 V.

621 Three different modulation indexes are defined in order to
 622 calculate the component stresses. The first one, denoted as
 623 M_i , is utilized for calculating the stresses of the ac-side semi-
 624 conductor devices as well as the inductors stresses. The other
 625 modulation indexes, denoted as M_{i1} and M_{i2} , are utilized for
 626 calculating the stresses of the dc-side semiconductor devices
 627 of dc port#1 and dc port#2, respectively. The three modulation
 628 indexes are calculated as follows:

$$629 M_i = \frac{2 \min(V_{dc1}, V_{dc2})}{3\hat{V}_m} \quad (A1)$$

$$630 M_{i1} = \frac{2V_{dc1}}{3\hat{V}_m} \quad (A2)$$

$$631 M_{i2} = \frac{2V_{dc2}}{3\hat{V}_m} \quad (A3)$$

Using (4) and (A1), the current stresses of L_1 and L_2 are
 632 calculated as follows:

$$633 I_{Lx1,rms} = \hat{I}_{m1} \cdot \frac{\sqrt{3M_i^2 - \frac{8}{3}M_i + \frac{16}{3}}}{2\sqrt{2}M_i} \quad (A4)$$

$$634 I_{Lx2,rms} = \hat{I}_{m2} \cdot \frac{\sqrt{3M_i^2 - \frac{8}{3}M_i + \frac{16}{3}}}{2\sqrt{2}M_i} \quad (A5)$$

To calculate the current stresses of the ac-side devices, the
 635 rms value of the summation of L_1 and L_2 currents, denoted as
 636 $I_{Lx,rms}$, is determined. Then, the stresses of the ac-side devices
 637 are calculated as follows:

$$638 I_{Lx,rms} = \hat{I}_m \cdot \frac{\sqrt{3M_i^2 - \frac{8}{3}M_i + \frac{16}{3}}}{2\sqrt{2}M_i} \quad (A6)$$

$$639 I_{Sx1,rms} = I_{Lx,rms} \cdot \frac{\sqrt{1.5M_i^2 - \frac{32M_i}{45} + \frac{4}{45}}}{M_i} \quad (A7)$$

$$640 I_{Sx2,rms} = I_{Lx,rms} \cdot \frac{\sqrt{-0.5M_i^2 + \frac{32M_i}{45} - \frac{4}{45}}}{M_i} \quad (A8)$$

Using (A2) and (A4), the current stresses of the dc-side
 641 semiconductor devices of dc port#1 are calculated as follows:

$$642 I_{Sx3,rms} = I_{Lx1,rms} \cdot \frac{\sqrt{-\frac{2}{13}M_{i1}^2 + 1.1M_{i1} - \frac{4}{13}}}{M_{i1}} \quad (A9)$$

$$643 I_{Sx4,rms} = I_{Lx1,rms} \cdot \frac{\sqrt{\frac{15}{13}M_{i1}^2 - 1.1M_{i1} + \frac{4}{13}}}{M_{i1}} \quad (A10)$$

638 Similarly, using (A3) and (A5), the current stresses of the
639 dc-side semiconductor devices of dc port#2 are calculated as
640 follows:

$$I_{Sx5,rms} = I_{Lx2,rms} \cdot \frac{\sqrt{-\frac{2}{13}M_{i2}^2 + 1.1M_{i2} - \frac{4}{13}}}{M_{i2}} \quad (A11)$$

$$I_{Sx6,rms} = I_{Lx2,rms} \cdot \frac{\sqrt{\frac{15}{13}M_{i2}^2 - 1.1M_{i2} + \frac{4}{13}}}{M_{i2}} \quad (A12)$$

REFERENCES

- [1] D. Kumar, F. Zare, and A. Ghosh, "DC microgrid technology: System architectures, AC grid interfaces, grounding schemes, power quality, communication networks, applications, and standardizations aspects," *IEEE Access*, vol. 5, pp. 12230–12256, 2017.
- [2] T. Dragičević, X. Lu, J. C. Vasquez, and J. M. Guerrero, "DC microgrids—Part II: A review of power architectures, applications, and standardization issues," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3528–3549, May 2016.
- [3] S. Anand and B. G. Fernandes, "Optimal voltage level for DC microgrids," in *2010-36th Annu. Conf. IEEE Ind. Electron. Soc.*, 2010, pp. 3034–3039.
- [4] L. Li, K.-J. Li, K. Sun, Z. Liu, and W.-J. Lee, "A comparative study on voltage level standard for DC residential power systems," *IEEE Trans. Ind. Appl.*, vol. 58, no. 2, pp. 1446–1455, Mar./Apr. 2022.
- [5] International Electrotechnical Committee, "LVDC systems—assessment of standard voltages and power quality requirements," Genève, Switzerland, Tech. Rep. IEC TR 63282, 2020.
- [6] M. Najafzadeh, R. Ahmadihangar, O. Husev, I. Roasto, T. Jalakas, and A. Blinov, "Recent contributions, future prospects and limitations of interlinking converter control in hybrid AC/DC microgrids," *IEEE Access*, vol. 9, pp. 7960–7984, 2021.
- [7] M. Azizi, O. Husev, O. Veligorskiy, S. Rahimpour, and C. Roncero-Clemente, "Grounding and isolation requirements in DC microgrids: Overview and critical analysis," *Energies*, vol. 16, no. 23, 2023, Art. no. 7747.
- [8] S. Dey, V. K. Bussa, and R. K. Singh, "Transformerless hybrid converter with AC and DC outputs and reduced leakage current," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 2, pp. 1329–1341, Jun. 2019.
- [9] *IEEE Standard for Interconnection and Interoperability of Distributed Energy Resources with Associated Electric Power Systems Interfaces*, IEEE Standard 1547–2018 (Revision of IEEE Standard 1547-2003), 2018.
- [10] *Architecture of Power Feeding Syst. of up to 400 VDC*, Rec. ITU-T L.1201, International Telecommunications Union, Geneva, Switzerland, 2014.
- [11] J. W. Kolar and T. Friedli, "The essence of three-phase PFC rectifier Systems—Part I," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 176–198, Jan. 2013.
- [12] A. Stupar, T. Friedli, J. Minibock, and J. W. Kolar, "Towards a 99% efficient three-phase buck-type PFC rectifier for 400-V DC distribution systems," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1732–1744, Apr. 2012.
- [13] W. Wang, F. Gao, Y. Yang, and F. Blaabjerg, "Operation and modulation of H7 current-source inverter with hybrid SiC and Si semiconductor switches," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 1, pp. 387–399, Mar. 2018.
- [14] M. F. Vancu, T. Soeiro, J. Mühlethaler, J. W. Kolar, and D. Aggeler, "Comparative evaluation of bidirectional buck-type PFC converter systems for interfacing residential DC distribution systems to the smart grid," in *2012-38th Annu. Conf. IEEE Ind. Electron. Soc.*, 2012, pp. 5153–5160.
- [15] L. Schrittwieser, M. Leibl, M. Haider, F. Thöny, J. W. Kolar, and T. B. Soeiro, "99.3% efficient three-phase buck-type All-SiC SWISS rectifier for DC distribution systems," *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 126–140, Jan. 2019.
- [16] L. Schrittwieser, J. W. Kolar, and T. B. Soeiro, "99% efficient three-phase buck-type SiC MOSFET PFC rectifier minimizing life cycle cost in DC data centers," *CPSS Trans. Power Electron. Appl.*, vol. 2, no. 1, pp. 47–58, 2017.
- [17] M. Antivachis, N. Kleynhans, and J. W. Kolar, "Three-phase sinusoidal output buck-boost GaN Y-inverter for advanced variable speed AC drives," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 3, pp. 3459–3476, Jun. 2022.
- [18] A. Y. Farag, D. Biadene, P. Mattavelli, and T. Younis, "Three-phase four-wire bidirectional Y-converter for an enhanced interface between the AC grid and the unipolar DC microgrid," in *Proc. 8th IEEE Workshop Electron. Grid*, 2023, pp. 1–6.
- [19] A. Y. Farag, T. Younis, P. Mattavelli, and D. Biadene, "AC grid-interface bidirectional buck-type converters for DC microgrids: A comparative study," in *Proc. IECON 48th Annu. Conf. IEEE Ind. Electron. Soc.*, 2022, pp. 1–6.
- [20] A. Y. Farag, D. Biadene, P. Mattavelli, and T. Younis, "Three-phase four-wire step-down modular converter for an enhanced interlinking in low-voltage hybrid AC/DC microgrids," *IEEE Open J. Power Electron.*, vol. 5, pp. 634–647, 2024.
- [21] A. Y. Farag, T. Younis, D. Biadene, and P. Mattavelli, "AC grid-DC microgrid coupling with high-performance three-phase single-stage bidirectional converters," *Energies*, vol. 16, no. 17, 2023, Art. no. 6106.
- [22] M. Antivachis, J. A. Anderson, D. Bortis, and J. W. Kolar, "Analysis of a synergetically controlled two-stage three-phase DC/AC buck-boost converter," *CPSS Trans. Power Electron. Appl.*, vol. 5, no. 1, pp. 34–53, 2020.
- [23] M. Antivachis, D. Bortis, D. Menzi, and J. W. Kolar, "Comparative evaluation of Y-inverter against three-phase two-stage buck-boost DC-AC converter systems," in *Proc. Int. Power Electron. Conf.*, 2018, pp. 181–189.
- [24] E. L. Carvalho, A. Blinov, A. Chub, P. Emiliani, G. de Carne, and D. Vinnikov, "Grid integration of DC buildings: Standards, requirements and power converter topologies," *IEEE Open J. Power Electron.*, vol. 3, pp. 798–823, 2022.
- [25] A. K. Bhattacharjee, N. Kutkut, and I. Batarseh, "Review of multiport converters for solar and energy storage integration," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1431–1445, Feb. 2019.
- [26] T. Pereira, F. Hoffmann, R. Zhu, and M. Liserre, "A comprehensive assessment of multiwinding transformer-based DC–DC converters," *IEEE Trans. Power Electron.*, vol. 36, no. 9, pp. 10020–10036, Sep. 2021.
- [27] K. Sun, L. Zhang, Y. Xing, and J. M. Guerrero, "A distributed control strategy based on DC bus signaling for modular photovoltaic generation systems with battery energy storage," *IEEE Trans. Power Electron.*, vol. 26, no. 10, pp. 3032–3045, Oct. 2011.
- [28] K. S. Fuad, H. Hafezi, K. Kauhaniemi, and H. Laaksonen, "Soft open point in distribution networks," *IEEE Access*, vol. 8, pp. 210550–210565, 2020.
- [29] J. M. Bloemink and T. C. Green, "Benefits of distribution-level power electronics for supporting distributed generation growth," *IEEE Trans. Power Del.*, vol. 28, no. 2, pp. 911–919, Apr. 2013.
- [30] X. Jiang, Y. Zhou, W. Ming, P. Yang, and J. Wu, "An overview of soft open points in electricity distribution networks," *IEEE Trans. Smart Grid*, vol. 13, no. 3, pp. 1899–1910, May 2022.
- [31] I. Roditis, M. Dakanalis, E. Koutroulis, and F. D. Kanellos, "Three-phase multiport DC–AC inverter for interfacing photovoltaic and energy storage systems to the electric grid," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 4, no. 3, pp. 982–994, Jun. 2023.
- [32] M. Amirabadi, H. A. Toliyat, and W. C. Alexander, "A multiport AC link PV inverter with reduced size and weight for stand-alone application," *IEEE Trans. Ind. Appl.*, vol. 49, no. 5, pp. 2217–2228, Sep./Oct. 2013.
- [33] H. Wang and F. Blaabjerg, "Reliability of capacitors for DC-link applications in power electronic converters—An overview," *IEEE Trans. Ind. Appl.*, vol. 50, no. 5, pp. 3569–3578, Sep./Oct. 2014.
- [34] S. Ouyang, J. Liu, Y. Yang, X. Chen, S. Song, and H. Wu, "DC voltage control strategy of three-terminal medium-voltage power electronic transformer-based soft normally open points," *IEEE Trans. Ind. Electron.*, vol. 67, no. 5, pp. 3684–3695, May 2020.
- [35] M. J. Heller, F. Krismer, and J. W. Kolar, "EMI filter design for the integrated dual three-phase active bridge (D3AB) PFC rectifier," *IEEE Trans. Power Electron.*, vol. 37, no. 12, pp. 14527–14546, Dec. 2022.

[36] M. J. Heller, F. Krismer, and J. W. Kolar, "Duty-cycle dependent phase shift modulation of dual three-phase active bridge four-port AC-DC/DC-AC converter eliminating low frequency power pulsations," *IEEE Open J. Power Electron.*, vol. 3, pp. 705-722, 2022.

[37] A. U. Barbosa, B. R. de Almeida, D. d. S. Oliveira, P. P. Praça, and L. H. S. C. Barreto, "Multi-port bidirectional three-phase AC-DC converter with high frequency isolation," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2018 pp. 1386-1391.

[38] J. Khodabakhsh and G. Moschopoulos, "Simplified hybrid AC-DC microgrid with a novel interlinking converter," *IEEE Trans. Ind. Appl.*, vol. 56, no. 5, pp. 5023-5034, Sep./Oct. 2020.

[39] A. Hameed and G. Moschopoulos, "A novel multiport bidirectional AC-DC interlinking converter with galvanic isolation for hybrid microgrid applications," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2023, pp. 6212-6218.

[40] C. Perera, J. Salmon, and G. J. Kish, "Multiport converter with independent control of AC and DC power flows for bipolar DC distribution," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 3473-3485, Mar. 2021.

[41] M. G. Varzaneh, A. Rajaei, M. Forouzesh, Y. P. Siwakoti, and F. Blaabjerg, "A Single-Stage Multi-Port Buck-Boost Inverter," *IEEE Trans. Power Electron.*, vol. 36, no. 7, pp. 7769-7782, Jul. 2021.

[42] K. Wang, F. Wu, J. Su, and G. Wang, "Three-phase single-stage three-port high-frequency isolated DC-AC converter," *IEEE Trans. Power Electron.*, vol. 38, no. 9, pp. 11113-11124, Oct. 2023.

[43] S. Dey, C. Reece, O. P. Irabor, and A. Mallik, "Comparative analysis and optimization of triple active bridge transformer configuration with integrable leakage inductance," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 11, no. 5, pp. 5102-5119, Oct. 2023.

[44] Z. Huang, D. Zhou, L. Wang, Z. Shen, and Y. Li, "A review of single-stage multiport inverters for multisource applications," *IEEE Trans. Power Electron.*, vol. 38, no. 5, pp. 6566-6584, May 2023.

[45] L. Dorn-Gomba, P. Magne, B. Danan, and A. Emadi, "On the concept of the multi-source inverter for hybrid electric vehicle powertrains," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7376-7386, Sep. 2018.

[46] L. Liu, D. Zhou, J. Zou, Z. Shen, and X. Fu, "Direct duty cycle control-based power allocation strategy for single-stage multiport inverter in islanded microgrid," *IEEE Trans. Power Electron.*, vol. 38, no. 12, pp. 14956-14967, Dec. 2023.


[47] S. Neira, J. Pereda, and F. Rojas, "Three-port full-bridge bidirectional converter for hybrid DC/DC/AC systems," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13077-13084, Dec. 2020.

[48] E. Gallo, D. Biadene, F. Cvejić, G. Spiazzi, and T. Caldognetto, "An energy-based model of four-switch buck-boost converters," *IEEE Trans. Power Electron.*, vol. 39, no. 4, pp. 4139-4148, Apr. 2024.

[49] S.-J. Chee, S. Ko, H.-S. Kim, and S.-K. Sul, "Common-mode voltage reduction of three-level four-leg PWM converter," *IEEE Trans. Ind. Appl.*, vol. 51, no. 5, pp. 4006-4016, Sep./Oct. 2015.

[50] A. Y. Farag, D. Biadene, T. Caldognetto, and P. Mattavelli, "Enhancing DC microgrids integration with three-phase AC grids using multiport converters," in *Proc. 13th Int. Conf. Power Electron., Mach Drives, 2024*, vol. 2024, pp. 234-239.

[51] M. Antivachis, D. Bortis, L. Schrittwieser, and J. W. Kolar, "Three-phase buck-boost Y-inverter with wide DC input voltage range," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2018, pp. 1492-1499.



AHMED Y. FARAG (Graduate Student Member, IEEE) was born in Cairo, Egypt. He received the B.Sc. and M.Sc. degrees (with Hons.) in electrical engineering from Cairo University, Giza, Egypt, in 2016 and 2019, respectively. He is currently working toward the Ph.D. degree. Since 2021, he has been with Power Electronics Group, University of Padova, Vicenza, Italy. His research interests include power factor correction converters, power topologies for dc microgrids, and multiport converters.



His research interests include dc-dc converters for renewables and energy storage devices.

DAVIDE BIADENE (Member, IEEE) received the M.S. degree in electronic engineering and the Ph.D. degree in information engineering from the University of Padova, Padova, Italy, in 2014 and 2017, respectively. He is currently a Research Fellow with the Department of Management and Engineering, University of Padova, Vicenza, Italy. In 2016, he was a Visiting Ph.D. degree Student with the Power Electronic Systems Laboratory, Department of Information Technology and Electrical Engineering, ETH Zurich, Zurich, Switzerland.



His research interests include the control of grid-tied converters, microgrid architectures, converters for dc nanogrids, and real-time simulation for power electronics applications. Since 2019, he has been an Associate Editor for the IEEE OPEN JOURNAL OF POWER ELECTRONICS.

TOMMASO CALDOGNETTO (Senior Member, IEEE) received the M.S. (with Hons.) degree in electronic engineering and the Ph.D. degree in information engineering from the University of Padova, Padova, Italy, in 2012 and 2016, respectively. He is currently an Assistant Professor with the Department of Management and Engineering, University of Padova, Vicenza, Italy. His research interests include the control of grid-tied converters, microgrid architectures, converters for dc nanogrids, and real-time simulation for power electronics applications. Since 2019, he has been an Associate Editor for the IEEE OPEN JOURNAL OF POWER ELECTRONICS.



Center for Power Electronics Systems (CPES) at Virginia Tech, Blacksburg, VA, USA. He is currently a Professor with the University of Padova. His Google Scholar H-index is 75. His research interests include analysis, modeling, and analog and digital control of power converters, grid-connected converters for renewable energy systems and micro-grids, high-temperature and high-power density power electronics. In these research fields, he has been leading several industrial and government projects. From 2003 to 2012, he was an Associate Editor for IEEE TRANSACTIONS ON POWER ELECTRONICS. From 2005 to 2010, he was the IPCC (Industrial Power Converter Committee) Technical Review Chair for IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS. He is also Co-Editor in Chief of IEEE TRANSACTIONS ON POWER ELECTRONICS. He was the recipient of the Prize Paper Award in the IEEE Transactions on Power Electronics in 2005, 2006, 2011, and 2012, respectively, and 2nd Prize Paper Award at the IEEE Industry Application Annual Meeting in 2007. From 2003 to 2006, 2006 to 2009, and 2013 to 2015, respectively, he was a Member-at-Large of the IEEE Power Electronics Society's Administrative Committee.

PAOLO MATTAVELLI (Fellow Member, IEEE) received the M.S. degree (with Hons.) and Ph. D. degree in electrical engineering from the University of Padova, Padova, Italy, in 1992 and 1995, respectively. From 1995 to 2001, he was a Researcher with the University of Padova. From 2001 to 2005, he was an Associate Professor with the University of Udine, Udine, Italy, where he led the Power Electronics Laboratory. In 2005, he joined the University of Padova, Vicenza., Italy, with the same duties. From 2010 to 2012, he was with the