Due to assembly processes in microelectronics packaging, semiconductor materials are under undesired stresses, which become more important at extreme thermo-mechanical operating conditions. Investigations of the performances of the semiconductors is very challenging, because each assembly is a complex structure with many materials with very different physical-chemical properties. Remarkable is the determination of local stresses trough optical techniques, like Raman spectroscopy. Focus of this study is the monitoring of stress induced on silicon chips after bonding. Three bonding processes are investigated: soldering using a eutectic AuSn preform, sintering using a commercial Ag sintering paste, sintering using an in-house developed sintering paste made by surface enhanced etched brass particles dispersed in polyethylene glycol 600. In all cases, the Si-chip is bonded to a Cu substrate. The stress distribution after AuSn-soldering presents a homogeneous pattern, while after Ag- and Cu-sintering an axial distribution along the diagonal is observed. The samples are investigated at three temperatures: -50, 20, and 180 degrees C. The stress phenomena are higher for the assemblies made via AuSn-soldering, with stress value above 600 MPa. The results are discussed in term of compressive and tensile strain and thermal expansion coefficients.

Micro-Raman to detect stress phenomena in Si-chips bonded onto Cu substrates

Fosca Conti
;
Raffaella Signorini;Danilo Pedron;
2021

Abstract

Due to assembly processes in microelectronics packaging, semiconductor materials are under undesired stresses, which become more important at extreme thermo-mechanical operating conditions. Investigations of the performances of the semiconductors is very challenging, because each assembly is a complex structure with many materials with very different physical-chemical properties. Remarkable is the determination of local stresses trough optical techniques, like Raman spectroscopy. Focus of this study is the monitoring of stress induced on silicon chips after bonding. Three bonding processes are investigated: soldering using a eutectic AuSn preform, sintering using a commercial Ag sintering paste, sintering using an in-house developed sintering paste made by surface enhanced etched brass particles dispersed in polyethylene glycol 600. In all cases, the Si-chip is bonded to a Cu substrate. The stress distribution after AuSn-soldering presents a homogeneous pattern, while after Ag- and Cu-sintering an axial distribution along the diagonal is observed. The samples are investigated at three temperatures: -50, 20, and 180 degrees C. The stress phenomena are higher for the assemblies made via AuSn-soldering, with stress value above 600 MPa. The results are discussed in term of compressive and tensile strain and thermal expansion coefficients.
2021
Integrated Optics: Design, Devices, Systems and Applications
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11577/3487361
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 3
  • ???jsp.display-item.citation.isi??? 3
social impact