Digital controls are generally characterized by significant phase delays due to the analog-to-digital conversion process, sampling time, algorithm computation time, and the digital pulse-width modulator's architecture. Usually, the delay introduced by the latter has a more significant impact than previous ones, especially when approaching the switching frequency. The multi-sampling operation is largely adopted to reduce this delay. Recently proposed, double-sampling asymmetrical dual-edge (ADE) carrier-based digital pulse-width modulators (DPWM) have proven to operate with zero phase delay. Therefore, the multi-sampling architecture might provide even better results. Unfortunately, its documented operating point dependence does not allow such modulators to be used effectively. This article examines an improved multi-sampling ADE-DPWM architecture where the dependency on the operating point is significantly reduced. This manuscript also includes an accurate small-signal transfer function model. The proposed architecture and the developed small-signal model are validated in simulation and experimentally. In addition, experimental tests on a multi-loop voltage-controlled single-phase voltage-source inverter revealed the advantages of the proposed architecture over the more traditional DPWM one based on a trailing-triangle edge carrier.

Multi-sampling Asymmetric Dual-Edge Digital Pulse-width Modulator

Bonanno G.
;
Mattavelli P.
2023

Abstract

Digital controls are generally characterized by significant phase delays due to the analog-to-digital conversion process, sampling time, algorithm computation time, and the digital pulse-width modulator's architecture. Usually, the delay introduced by the latter has a more significant impact than previous ones, especially when approaching the switching frequency. The multi-sampling operation is largely adopted to reduce this delay. Recently proposed, double-sampling asymmetrical dual-edge (ADE) carrier-based digital pulse-width modulators (DPWM) have proven to operate with zero phase delay. Therefore, the multi-sampling architecture might provide even better results. Unfortunately, its documented operating point dependence does not allow such modulators to be used effectively. This article examines an improved multi-sampling ADE-DPWM architecture where the dependency on the operating point is significantly reduced. This manuscript also includes an accurate small-signal transfer function model. The proposed architecture and the developed small-signal model are validated in simulation and experimentally. In addition, experimental tests on a multi-loop voltage-controlled single-phase voltage-source inverter revealed the advantages of the proposed architecture over the more traditional DPWM one based on a trailing-triangle edge carrier.
2023
Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
978-1-6654-7539-6
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11577/3507312
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 1
  • ???jsp.display-item.citation.isi??? 0
social impact