Direct injection locking applied to a ring oscillator results in a divide-by-7 frequency divider circuit with a 22% locking range, from 4.1 to 5.1 GHz. The 38 × 31 μm2 65 nm CMOS prototype draws 430 μA from a 1.2 V supply. The output phase noise tracks the reference's one with the expected 17 dB difference at small offsets, settling to a -133dBc/Hz floor at larger offsets. The integrated rms jitter of 1.9 ps is adequate for the target digital clocking applications.
A 4.1 to 5.1 GHz 430 μA injection-locked frequency divider by 7 in 65 nm CMOS
BEVILACQUA, ANDREA;GEROSA, ANDREA;NEVIANI, ANDREA
2010
Abstract
Direct injection locking applied to a ring oscillator results in a divide-by-7 frequency divider circuit with a 22% locking range, from 4.1 to 5.1 GHz. The 38 × 31 μm2 65 nm CMOS prototype draws 430 μA from a 1.2 V supply. The output phase noise tracks the reference's one with the expected 17 dB difference at small offsets, settling to a -133dBc/Hz floor at larger offsets. The integrated rms jitter of 1.9 ps is adequate for the target digital clocking applications.
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
