GEROSA, ANDREA

GEROSA, ANDREA  

Dipartimento di Ingegneria dell'Informazione - DEI  

Mostra records
Risultati 1 - 20 di 92 (tempo di esecuzione: 0.038 secondi).
Titolo Data di pubblicazione Autori Rivista Serie Titolo libro
A New Structure for Video-Rate 2D SC FIR Filters 1996 CORTELAZZO, GUIDO MARIAGEROSA, ANDREANEVIANI, ANDREA + - - EUSIPCO-96
An Equalizer for Hard Disk Drive Channels, with Low Sensitivity to Sampling Phase Variation 1998 GEROSA, ANDREA + - - EUSIPCO-98
2-D Video Rate SC FIR Filters Based on Analog RAMs 1999 GEROSA, ANDREACORTELAZZO, GUIDO MARIA + IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I. FUNDAMENTAL THEORY AND APPLICATIONS - -
A low complexity EPRV-IV equalizer for hard disk read channels 1999 GEROSA, ANDREAMIAN, GIAN ANTONIO - - ICECS-99
Test structures and testing methods for electrostatic discharge: results of PROPHECY project 1999 MENEGHESSO, GAUDENZIOZANONI, ENRICOGEROSA, ANDREA + MICROELECTRONICS RELIABILITY - -
A SC Video Filter with Analog-RAM-based Delay Efficient Realization 1999 GEROSA, ANDREANEVIANI, ANDREAZANONI, ENRICO + - - ECCTD-99
A Partial Accumulation Analog-RAM-based Architecture for Delay Efficient Realization of 2D SC FIR Filters 1999 GEROSA, ANDREANEVIANI, ANDREACORTELAZZO, GUIDO MARIA - - IEEE Southwest Symposium on Mixed-Signal Design
Programmable voltage multiplier for pacemaker output pulse generation 1999 GEROSA, ANDREANEVIANI, ANDREAZANONI, ENRICO + ELECTRONICS LETTERS - -
Programmable voltage multipliers for pacemaker output pulse generation in CMOS 0.8 um technology 1999 GEROSA, ANDREANEVIANI, ANDREAZANONI, ENRICO + - - 25th IEEE European Solid-State Circuits Conference
Low-Power Sensing and Digitization of Cardiac Signals Based on Sigma-Delta Conversion 2000 GEROSA, ANDREANEVIANI, ANDREA + - - -
A CMOS 0.8um Programmable Charge Pump for the Output Stage of an Impantable Pacemaker 2000 GEROSA, ANDREANEVIANI, ANDREAZANONI, ENRICO + - - -
A Novel Architecture to Reduce Complexity in Hard-Disk Read Channel Based on Fractionally Spaced Equalization 2001 GEROSA, ANDREANEVIANI, ANDREAXOTTA, ANDREA GIOVANNI + - - Proceedings of ICECS-01
A Ready-to-Use Design Procedure for Operational Transconductance Amplifiers that Minimizes Power Consumption 2001 GEROSA, ANDREA - - -
A micro-power, low-noise, log-domain amplifier for the sensing chain of a cardiac pacemaker 2001 GEROSA, ANDREANEVIANI, ANDREA + - - -
An Analog Front-End for the Acquisition of Biomedical Signals, Fully Integrated in 0.8 um CMOS Process 2001 GEROSA, ANDREANEVIANI, ANDREA + - - -
A Simplified Analysis of Noise in Switched Capacitor Networks from a Circuit Design Perspective 2001 GEROSA, ANDREANEVIANI, ANDREA + - - -
A Fully Integrated 8-Bit, 20 MHz, Truly Random Numbers Generator, Based on a Chaotic System 2001 GEROSA, ANDREA + - - -
CMOS implementation of all-analogue APP decoders: analysis of performances and limitations 2001 GEROSA, ANDREANEVIANI, ANDREA + ELECTRONICS LETTERS - -
A sub-micron CMOS programmable charge pump for implantable pacemaker 2001 GEROSA, ANDREANEVIANI, ANDREA + ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING - -
A Simple Procedure for the Design of Power-Optimized OTAs for SC Applications 2001 GEROSA, ANDREA - - Second Online Symposium for Electronics Engineers