An Sem Based System For A Complete Characterization of Latch-up In Cmos Integrated-circuits