Latch-up DC triggering and holding characteristics of n-well, twin-tub and epitaxial CMOS technologies