Analysis of d.c. and a.c. anomalous latch-up effects in commercial CMOS integrated circuits