The potential performances and limitations of an all-analogue implementation of a posteriori-probability (APP) decoders in a standard complementary-metal-oxide semiconductor (CMOS) technology are investigated. In particular, the accuracy and speed trade-off related to the usage of MOS transistors in the weak inversion (w.i) region is analysed in depth. Transistor level simulations of a (18, 9, 5) tail-biting decoder are reported and contrasted with the results of the software implementation of the same decoding algorithm
CMOS implementation of all-analogue APP decoders: analysis of performances and limitations
GEROSA, ANDREA;NEVIANI, ANDREA
2001
Abstract
The potential performances and limitations of an all-analogue implementation of a posteriori-probability (APP) decoders in a standard complementary-metal-oxide semiconductor (CMOS) technology are investigated. In particular, the accuracy and speed trade-off related to the usage of MOS transistors in the weak inversion (w.i) region is analysed in depth. Transistor level simulations of a (18, 9, 5) tail-biting decoder are reported and contrasted with the results of the software implementation of the same decoding algorithmFile in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.